freebsd-dev/sys/arm/allwinner/clkng/ccu_de2.c
Emmanuel Vadot cfc8861b06 allwinner: Rework the BUS_PASS on drivers
- Put all clock and control unit driver in BUS_PASS_RESOURCE except
  for the DE2 CCU as it needs the main CCU to be available.
- Use BUS_PASS_CPU for a20_cpu_cfg as it makes more sense.
- For aw_syscon use SCHEDULER pass as we need it early for drivers
  that attach in BUS_PASS_SUPPORTDEV
- For the rest we can use BUS_PASS_SUPPORTDEV
2019-08-10 17:58:30 +00:00

167 lines
4.8 KiB
C

/*-
* SPDX-License-Identifier: BSD-2-Clause-FreeBSD
*
* Copyright (c) 2018 Emmanuel Vadot <manu@freebsd.org>
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* $FreeBSD$
*/
#include <sys/cdefs.h>
__FBSDID("$FreeBSD$");
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/bus.h>
#include <sys/rman.h>
#include <sys/kernel.h>
#include <sys/module.h>
#include <machine/bus.h>
#include <dev/fdt/simplebus.h>
#include <dev/ofw/ofw_bus.h>
#include <dev/ofw/ofw_bus_subr.h>
#include "opt_soc.h"
#include <dev/extres/clk/clk_div.h>
#include <dev/extres/clk/clk_fixed.h>
#include <dev/extres/clk/clk_mux.h>
#include <arm/allwinner/clkng/aw_ccung.h>
#include <gnu/dts/include/dt-bindings/clock/sun8i-de2.h>
#include <gnu/dts/include/dt-bindings/reset/sun8i-de2.h>
/* Non exported clocks */
#define CLK_MIXER0_DIV 3
#define CLK_MIXER1_DIV 4
#define CLK_WB_DIV 5
static struct aw_ccung_reset de2_ccu_resets[] = {
CCU_RESET(RST_MIXER0, 0x08, 0)
CCU_RESET(RST_MIXER1, 0x08, 1)
CCU_RESET(RST_WB, 0x08, 2)
};
static struct aw_ccung_gate de2_ccu_gates[] = {
CCU_GATE(CLK_BUS_MIXER0, "mixer0", "mixer0-div", 0x00, 0)
CCU_GATE(CLK_BUS_MIXER1, "mixer1", "mixer1-div", 0x00, 1)
CCU_GATE(CLK_BUS_WB, "wb", "wb-div", 0x00, 2)
CCU_GATE(CLK_MIXER0, "bus-mixer0", "bus-de", 0x04, 0)
CCU_GATE(CLK_MIXER1, "bus-mixer1", "bus-de", 0x04, 1)
CCU_GATE(CLK_WB, "bus-wb", "bus-de", 0x04, 2)
};
static const char *div_parents[] = {"de"};
NM_CLK(mixer0_div_clk,
CLK_MIXER0_DIV, /* id */
"mixer0-div", div_parents, /* names, parents */
0x0C, /* offset */
0, 0, 1, AW_CLK_FACTOR_FIXED, /* N factor (fake)*/
0, 4, 0, 0, /* M flags */
0, 0, /* mux */
0, /* gate */
AW_CLK_SCALE_CHANGE); /* flags */
NM_CLK(mixer1_div_clk,
CLK_MIXER1_DIV, /* id */
"mixer1-div", div_parents, /* names, parents */
0x0C, /* offset */
0, 0, 1, AW_CLK_FACTOR_FIXED, /* N factor (fake)*/
4, 4, 0, 0, /* M flags */
0, 0, /* mux */
0, /* gate */
AW_CLK_SCALE_CHANGE); /* flags */
NM_CLK(wb_div_clk,
CLK_WB_DIV, /* id */
"wb-div", div_parents, /* names, parents */
0x0C, /* offset */
0, 0, 1, AW_CLK_FACTOR_FIXED, /* N factor (fake)*/
8, 4, 0, 0, /* M flags */
0, 0, /* mux */
0, /* gate */
AW_CLK_SCALE_CHANGE); /* flags */
static struct aw_ccung_clk de2_ccu_clks[] = {
{ .type = AW_CLK_NM, .clk.nm = &mixer0_div_clk},
{ .type = AW_CLK_NM, .clk.nm = &mixer1_div_clk},
{ .type = AW_CLK_NM, .clk.nm = &wb_div_clk},
};
static struct ofw_compat_data compat_data[] = {
{"allwinner,sun50i-a64-de2-clk", 1},
{NULL, 0}
};
static int
ccu_de2_probe(device_t dev)
{
if (!ofw_bus_status_okay(dev))
return (ENXIO);
if (ofw_bus_search_compatible(dev, compat_data)->ocd_data == 0)
return (ENXIO);
device_set_desc(dev, "Allwinner DE2 Clock Control Unit");
return (BUS_PROBE_DEFAULT);
}
static int
ccu_de2_attach(device_t dev)
{
struct aw_ccung_softc *sc;
sc = device_get_softc(dev);
sc->resets = de2_ccu_resets;
sc->nresets = nitems(de2_ccu_resets);
sc->gates = de2_ccu_gates;
sc->ngates = nitems(de2_ccu_gates);
sc->clks = de2_ccu_clks;
sc->nclks = nitems(de2_ccu_clks);
return (aw_ccung_attach(dev));
}
static device_method_t ccu_de2_methods[] = {
/* Device interface */
DEVMETHOD(device_probe, ccu_de2_probe),
DEVMETHOD(device_attach, ccu_de2_attach),
DEVMETHOD_END
};
static devclass_t ccu_de2ng_devclass;
DEFINE_CLASS_1(ccu_de2, ccu_de2_driver, ccu_de2_methods,
sizeof(struct aw_ccung_softc), aw_ccung_driver);
EARLY_DRIVER_MODULE(ccu_de2, simplebus, ccu_de2_driver,
ccu_de2ng_devclass, 0, 0, BUS_PASS_RESOURCE + BUS_PASS_ORDER_LAST);