324 lines
8.7 KiB
C
324 lines
8.7 KiB
C
/* $OpenBSD: if_rtwn.c,v 1.6 2015/08/28 00:03:53 deraadt Exp $ */
|
|
|
|
/*-
|
|
* Copyright (c) 2010 Damien Bergamini <damien.bergamini@free.fr>
|
|
* Copyright (c) 2015 Stefan Sperling <stsp@openbsd.org>
|
|
* Copyright (c) 2016 Andriy Voskoboinyk <avos@FreeBSD.org>
|
|
*
|
|
* Permission to use, copy, modify, and distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#include "opt_wlan.h"
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/lock.h>
|
|
#include <sys/mutex.h>
|
|
#include <sys/mbuf.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/socket.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/malloc.h>
|
|
#include <sys/queue.h>
|
|
#include <sys/taskqueue.h>
|
|
#include <sys/bus.h>
|
|
#include <sys/endian.h>
|
|
#include <sys/linker.h>
|
|
|
|
#include <machine/bus.h>
|
|
#include <machine/resource.h>
|
|
#include <sys/rman.h>
|
|
|
|
#include <net/if.h>
|
|
#include <net/ethernet.h>
|
|
#include <net/if_media.h>
|
|
|
|
#include <net80211/ieee80211_var.h>
|
|
#include <net80211/ieee80211_radiotap.h>
|
|
|
|
#include <dev/rtwn/if_rtwnvar.h>
|
|
|
|
#include <dev/rtwn/pci/rtwn_pci_var.h>
|
|
|
|
#include <dev/rtwn/rtl8192c/r92c_var.h>
|
|
|
|
#include <dev/rtwn/rtl8192c/pci/r92ce.h>
|
|
#include <dev/rtwn/rtl8192c/pci/r92ce_reg.h>
|
|
|
|
|
|
void
|
|
r92ce_init_intr(struct rtwn_softc *sc)
|
|
{
|
|
/* Disable interrupts. */
|
|
rtwn_write_4(sc, R92C_HISR, 0x00000000);
|
|
rtwn_write_4(sc, R92C_HIMR, 0x00000000);
|
|
}
|
|
|
|
void
|
|
r92ce_init_edca(struct rtwn_softc *sc)
|
|
{
|
|
/* SIFS */
|
|
rtwn_write_2(sc, R92C_SPEC_SIFS, 0x1010);
|
|
rtwn_write_2(sc, R92C_MAC_SPEC_SIFS, 0x1010);
|
|
rtwn_write_2(sc, R92C_SIFS_CCK, 0x1010);
|
|
rtwn_write_2(sc, R92C_SIFS_OFDM, 0x0e0e);
|
|
/* TXOP */
|
|
rtwn_write_4(sc, R92C_EDCA_BE_PARAM, 0x005ea42b);
|
|
rtwn_write_4(sc, R92C_EDCA_BK_PARAM, 0x0000a44f);
|
|
rtwn_write_4(sc, R92C_EDCA_VI_PARAM, 0x005e4322);
|
|
rtwn_write_4(sc, R92C_EDCA_VO_PARAM, 0x002f3222);
|
|
}
|
|
|
|
void
|
|
r92ce_init_bb(struct rtwn_softc *sc)
|
|
{
|
|
|
|
/* Enable BB and RF. */
|
|
rtwn_setbits_2(sc, R92C_SYS_FUNC_EN, 0,
|
|
R92C_SYS_FUNC_EN_BBRSTB | R92C_SYS_FUNC_EN_BB_GLB_RST |
|
|
R92C_SYS_FUNC_EN_DIO_RF);
|
|
|
|
rtwn_write_2(sc, R92C_AFE_PLL_CTRL, 0xdb83);
|
|
|
|
rtwn_write_1(sc, R92C_RF_CTRL,
|
|
R92C_RF_CTRL_EN | R92C_RF_CTRL_RSTB | R92C_RF_CTRL_SDMRSTB);
|
|
|
|
rtwn_write_1(sc, R92C_SYS_FUNC_EN,
|
|
R92C_SYS_FUNC_EN_DIO_PCIE | R92C_SYS_FUNC_EN_PCIEA |
|
|
R92C_SYS_FUNC_EN_PPLL | R92C_SYS_FUNC_EN_BB_GLB_RST |
|
|
R92C_SYS_FUNC_EN_BBRSTB);
|
|
|
|
rtwn_write_1(sc, R92C_AFE_XTAL_CTRL + 1, 0x80);
|
|
|
|
rtwn_setbits_4(sc, R92C_LEDCFG0, 0, 0x00800000);
|
|
|
|
r92c_init_bb_common(sc);
|
|
}
|
|
|
|
int
|
|
r92ce_power_on(struct rtwn_softc *sc)
|
|
{
|
|
struct r92c_softc *rs = sc->sc_priv;
|
|
uint32_t reg;
|
|
int ntries;
|
|
|
|
/* Wait for autoload done bit. */
|
|
for (ntries = 0; ntries < 1000; ntries++) {
|
|
if (rtwn_read_1(sc, R92C_APS_FSMCO) & R92C_APS_FSMCO_PFM_ALDN)
|
|
break;
|
|
DELAY(5);
|
|
}
|
|
if (ntries == 1000) {
|
|
device_printf(sc->sc_dev,
|
|
"timeout waiting for chip autoload\n");
|
|
return (ETIMEDOUT);
|
|
}
|
|
|
|
/* Unlock ISO/CLK/Power control register. */
|
|
rtwn_write_1(sc, R92C_RSV_CTRL, 0);
|
|
|
|
if (rs->board_type != R92C_BOARD_TYPE_DONGLE) {
|
|
/* bt coex */
|
|
rtwn_setbits_4(sc, R92C_APS_FSMCO, 0,
|
|
R92C_APS_FSMCO_SOP_ABG |
|
|
R92C_APS_FSMCO_SOP_AMB |
|
|
R92C_APS_FSMCO_XOP_BTCK);
|
|
}
|
|
|
|
/* Move SPS into PWM mode. */
|
|
rtwn_write_1(sc, R92C_SPS0_CTRL, 0x2b);
|
|
|
|
/* Set low byte to 0x0f, leave others unchanged. */
|
|
rtwn_write_1(sc, R92C_AFE_XTAL_CTRL, 0x0f);
|
|
|
|
/* TODO: check if we need this for 8188CE */
|
|
if (rs->board_type != R92C_BOARD_TYPE_DONGLE) {
|
|
/* bt coex */
|
|
/* XXX magic from linux */
|
|
rtwn_setbits_4(sc, R92C_AFE_XTAL_CTRL, 0x024800, 0);
|
|
}
|
|
|
|
rtwn_setbits_2(sc, R92C_SYS_ISO_CTRL, 0xff00,
|
|
R92C_SYS_ISO_CTRL_PWC_EV12V | R92C_SYS_ISO_CTRL_DIOR);
|
|
|
|
DELAY(200);
|
|
|
|
/* TODO: linux does additional btcoex stuff here */
|
|
|
|
/* Auto enable WLAN. */
|
|
rtwn_setbits_2(sc, R92C_APS_FSMCO, 0, R92C_APS_FSMCO_APFM_ONMAC);
|
|
for (ntries = 0; ntries < 1000; ntries++) {
|
|
if (!(rtwn_read_2(sc, R92C_APS_FSMCO) &
|
|
R92C_APS_FSMCO_APFM_ONMAC))
|
|
break;
|
|
DELAY(5);
|
|
}
|
|
if (ntries == 1000) {
|
|
device_printf(sc->sc_dev, "timeout waiting for MAC auto ON\n");
|
|
return (ETIMEDOUT);
|
|
}
|
|
|
|
/* Enable radio, GPIO and LED functions. */
|
|
rtwn_write_2(sc, R92C_APS_FSMCO,
|
|
R92C_APS_FSMCO_AFSM_PCIE |
|
|
R92C_APS_FSMCO_PDN_EN |
|
|
R92C_APS_FSMCO_PFM_ALDN);
|
|
/* Release RF digital isolation. */
|
|
rtwn_setbits_2(sc, R92C_SYS_ISO_CTRL, R92C_SYS_ISO_CTRL_DIOR, 0);
|
|
|
|
if (rs->chip & R92C_CHIP_92C)
|
|
rtwn_write_1(sc, R92C_PCIE_CTRL_REG + 3, 0x77);
|
|
else
|
|
rtwn_write_1(sc, R92C_PCIE_CTRL_REG + 3, 0x22);
|
|
|
|
rtwn_write_4(sc, R92C_INT_MIG, 0);
|
|
|
|
if (rs->board_type != R92C_BOARD_TYPE_DONGLE) {
|
|
/* bt coex */
|
|
/* XXX magic from linux */
|
|
rtwn_setbits_1(sc, R92C_AFE_XTAL_CTRL + 2, 0x02, 0);
|
|
}
|
|
|
|
rtwn_setbits_1(sc, R92C_GPIO_MUXCFG, R92C_GPIO_MUXCFG_RFKILL, 0);
|
|
|
|
reg = rtwn_read_1(sc, R92C_GPIO_IO_SEL);
|
|
if (!(reg & R92C_GPIO_IO_SEL_RFKILL)) {
|
|
device_printf(sc->sc_dev,
|
|
"radio is disabled by hardware switch\n");
|
|
/* XXX how driver will know when radio will be enabled? */
|
|
return (EPERM);
|
|
}
|
|
|
|
/* Initialize MAC. */
|
|
rtwn_setbits_1(sc, R92C_APSD_CTRL, R92C_APSD_CTRL_OFF, 0);
|
|
for (ntries = 0; ntries < 200; ntries++) {
|
|
if (!(rtwn_read_1(sc, R92C_APSD_CTRL) &
|
|
R92C_APSD_CTRL_OFF_STATUS))
|
|
break;
|
|
DELAY(500);
|
|
}
|
|
if (ntries == 200) {
|
|
device_printf(sc->sc_dev,
|
|
"timeout waiting for MAC initialization\n");
|
|
return (ETIMEDOUT);
|
|
}
|
|
|
|
/* Enable MAC DMA/WMAC/SCHEDULE/SEC blocks. */
|
|
rtwn_setbits_2(sc, R92C_CR, 0,
|
|
R92C_CR_HCI_TXDMA_EN | R92C_CR_HCI_RXDMA_EN |
|
|
R92C_CR_TXDMA_EN | R92C_CR_RXDMA_EN | R92C_CR_PROTOCOL_EN |
|
|
R92C_CR_SCHEDULE_EN | R92C_CR_MACTXEN | R92C_CR_MACRXEN |
|
|
((sc->sc_hwcrypto != RTWN_CRYPTO_SW) ? R92C_CR_ENSEC : 0));
|
|
|
|
rtwn_write_4(sc, R92C_MCUTST_1, 0x0);
|
|
|
|
return (0);
|
|
}
|
|
|
|
void
|
|
r92ce_power_off(struct rtwn_softc *sc)
|
|
{
|
|
#ifndef RTWN_WITHOUT_UCODE
|
|
struct r92c_softc *rs = sc->sc_priv;
|
|
|
|
/* Deinit C2H event handler. */
|
|
callout_stop(&rs->rs_c2h_report);
|
|
rs->rs_c2h_paused = 0;
|
|
rs->rs_c2h_pending = 0;
|
|
rs->rs_c2h_timeout = hz;
|
|
#endif
|
|
|
|
/* Stop hardware. */
|
|
/* Disable interrupts. */
|
|
rtwn_write_4(sc, R92C_HISR, 0);
|
|
rtwn_write_4(sc, R92C_HIMR, 0);
|
|
|
|
/* Stop hardware. */
|
|
rtwn_write_1(sc, R92C_TXPAUSE, R92C_TX_QUEUE_ALL);
|
|
|
|
/* Turn off RF. */
|
|
rtwn_write_1(sc, R92C_RF_CTRL, 0);
|
|
|
|
/* Reset BB state machine */
|
|
rtwn_setbits_1(sc, R92C_SYS_FUNC_EN, 0, R92C_SYS_FUNC_EN_BB_GLB_RST);
|
|
rtwn_setbits_1(sc, R92C_SYS_FUNC_EN, R92C_SYS_FUNC_EN_BB_GLB_RST, 0);
|
|
|
|
/* Disable MAC DMA/WMAC/SCHEDULE/SEC blocks. */
|
|
rtwn_setbits_2(sc, R92C_CR,
|
|
R92C_CR_HCI_TXDMA_EN | R92C_CR_HCI_RXDMA_EN |
|
|
R92C_CR_TXDMA_EN | R92C_CR_RXDMA_EN | R92C_CR_PROTOCOL_EN |
|
|
R92C_CR_SCHEDULE_EN | R92C_CR_MACTXEN | R92C_CR_MACRXEN |
|
|
R92C_CR_ENSEC,
|
|
0);
|
|
|
|
/* If firmware in ram code, do reset. */
|
|
#ifndef RTWN_WITHOUT_UCODE
|
|
if (rtwn_read_1(sc, R92C_MCUFWDL) & R92C_MCUFWDL_RAM_DL_SEL)
|
|
r92ce_fw_reset(sc, RTWN_FW_RESET_SHUTDOWN);
|
|
#endif
|
|
|
|
/* TODO: linux does additional btcoex stuff here */
|
|
rtwn_write_2(sc, R92C_AFE_PLL_CTRL, 0x80); /* linux magic number */
|
|
rtwn_write_1(sc, R92C_SPS0_CTRL, 0x23); /* ditto */
|
|
rtwn_write_1(sc, R92C_AFE_XTAL_CTRL, 0x0e); /* different with btcoex */
|
|
rtwn_write_1(sc, R92C_RSV_CTRL, 0x0e);
|
|
rtwn_write_1(sc, R92C_APS_FSMCO, R92C_APS_FSMCO_PDN_EN);
|
|
}
|
|
|
|
void
|
|
r92ce_init_ampdu(struct rtwn_softc *sc)
|
|
{
|
|
|
|
/* Setup AMPDU aggregation. */
|
|
rtwn_write_4(sc, R92C_AGGLEN_LMT, 0x99997631); /* MCS7~0 */
|
|
rtwn_write_1(sc, R92C_AGGR_BREAK_TIME, 0x16);
|
|
}
|
|
|
|
void
|
|
r92ce_post_init(struct rtwn_softc *sc)
|
|
{
|
|
rtwn_write_2(sc, R92C_FWHW_TXQ_CTRL,
|
|
0x1f00 | R92C_FWHW_TXQ_CTRL_AMPDU_RTY_NEW);
|
|
|
|
rtwn_write_1(sc, R92C_BCN_MAX_ERR, 0xff);
|
|
|
|
/* Perform LO and IQ calibrations. */
|
|
r92ce_iq_calib(sc);
|
|
/* Perform LC calibration. */
|
|
r92c_lc_calib(sc);
|
|
|
|
r92c_pa_bias_init(sc);
|
|
|
|
/* Fix for lower temperature. */
|
|
rtwn_write_1(sc, 0x15, 0xe9);
|
|
|
|
#ifndef RTWN_WITHOUT_UCODE
|
|
if (sc->sc_flags & RTWN_FW_LOADED) {
|
|
struct r92c_softc *rs = sc->sc_priv;
|
|
|
|
if (sc->sc_ratectl_sysctl == RTWN_RATECTL_FW) {
|
|
/* XXX TODO: fix (see comment in r92cu_init.c) */
|
|
sc->sc_ratectl = RTWN_RATECTL_NET80211;
|
|
} else
|
|
sc->sc_ratectl = sc->sc_ratectl_sysctl;
|
|
|
|
/* Start C2H event handling. */
|
|
callout_reset(&rs->rs_c2h_report, rs->rs_c2h_timeout,
|
|
r92c_handle_c2h_report, sc);
|
|
} else
|
|
#endif
|
|
sc->sc_ratectl = RTWN_RATECTL_NONE;
|
|
}
|