fed5413841
aic7xxx.c: Add a function for sucking firmware out of the controller prior to reset. Remove some inline bloat from functions that should not have been inlined. During initialization, wait 1ms after the chip reset before touching any registers. You can get machine checks on certain architectures (Atari I think?) without the delay. Return CAM_REQ_CMP for external BDR requests instead of CAM_BDR_SENT. Bump some messages to bootverbose levels above 1. Don't clear any negotiated sync rate if the target rejects a WDTR message. The sync rate is only cleared if the target accepts a WDTR message. Fix a small bug in the mesgin handling code that could cause us to believe that we had recieved a message that was actually received by another target. This could only confuse us in some very rare transmission negotiation scenarios. Remove some unecessary cleanup of residual information after a residual is reported. The sequencer does this when the command is queued now.
96 lines
2.6 KiB
C
96 lines
2.6 KiB
C
/*
|
|
* Instruction formats for the sequencer program downloaded to
|
|
* Aic7xxx SCSI host adapters
|
|
*
|
|
* Copyright (c) 1997, 1998 Justin T. Gibbs.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions, and the following disclaimer,
|
|
* without modification.
|
|
* 2. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* Alternatively, this software may be distributed under the terms of the
|
|
* the GNU Public License ("GPL").
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
|
|
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
struct ins_format1 {
|
|
u_int32_t immediate : 8,
|
|
source : 9,
|
|
destination : 9,
|
|
ret : 1,
|
|
opcode : 4,
|
|
parity : 1;
|
|
};
|
|
|
|
struct ins_format2 {
|
|
u_int32_t shift_control : 8,
|
|
source : 9,
|
|
destination : 9,
|
|
ret : 1,
|
|
opcode : 4,
|
|
parity : 1;
|
|
};
|
|
|
|
struct ins_format3 {
|
|
u_int32_t immediate : 8,
|
|
source : 9,
|
|
address : 10,
|
|
opcode : 4,
|
|
parity : 1;
|
|
};
|
|
|
|
union ins_formats {
|
|
struct ins_format1 format1;
|
|
struct ins_format2 format2;
|
|
struct ins_format3 format3;
|
|
u_int8_t bytes[4];
|
|
u_int32_t integer;
|
|
};
|
|
struct instruction {
|
|
union ins_formats format;
|
|
u_int srcline;
|
|
struct symbol *patch_label;
|
|
STAILQ_ENTRY(instruction) links;
|
|
};
|
|
|
|
#define AIC_OP_OR 0x0
|
|
#define AIC_OP_AND 0x1
|
|
#define AIC_OP_XOR 0x2
|
|
#define AIC_OP_ADD 0x3
|
|
#define AIC_OP_ADC 0x4
|
|
#define AIC_OP_ROL 0x5
|
|
#define AIC_OP_BMOV 0x6
|
|
|
|
#define AIC_OP_JMP 0x8
|
|
#define AIC_OP_JC 0x9
|
|
#define AIC_OP_JNC 0xa
|
|
#define AIC_OP_CALL 0xb
|
|
#define AIC_OP_JNE 0xc
|
|
#define AIC_OP_JNZ 0xd
|
|
#define AIC_OP_JE 0xe
|
|
#define AIC_OP_JZ 0xf
|
|
|
|
/* Pseudo Ops */
|
|
#define AIC_OP_SHL 0x10
|
|
#define AIC_OP_SHR 0x20
|
|
#define AIC_OP_ROR 0x30
|