206 lines
6.1 KiB
C
206 lines
6.1 KiB
C
|
|
/*
|
|
* ichsmb_pci.c
|
|
*
|
|
* Copyright (c) 2000 Whistle Communications, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* Subject to the following obligations and disclaimer of warranty, use and
|
|
* redistribution of this software, in source or object code forms, with or
|
|
* without modifications are expressly permitted by Whistle Communications;
|
|
* provided, however, that:
|
|
* 1. Any and all reproductions of the source or object code must include the
|
|
* copyright notice above and the following disclaimer of warranties; and
|
|
* 2. No rights are granted, in any manner or form, to use Whistle
|
|
* Communications, Inc. trademarks, including the mark "WHISTLE
|
|
* COMMUNICATIONS" on advertising, endorsements, or otherwise except as
|
|
* such appears in the above copyright notice or in the software.
|
|
*
|
|
* THIS SOFTWARE IS BEING PROVIDED BY WHISTLE COMMUNICATIONS "AS IS", AND
|
|
* TO THE MAXIMUM EXTENT PERMITTED BY LAW, WHISTLE COMMUNICATIONS MAKES NO
|
|
* REPRESENTATIONS OR WARRANTIES, EXPRESS OR IMPLIED, REGARDING THIS SOFTWARE,
|
|
* INCLUDING WITHOUT LIMITATION, ANY AND ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.
|
|
* WHISTLE COMMUNICATIONS DOES NOT WARRANT, GUARANTEE, OR MAKE ANY
|
|
* REPRESENTATIONS REGARDING THE USE OF, OR THE RESULTS OF THE USE OF THIS
|
|
* SOFTWARE IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY OR OTHERWISE.
|
|
* IN NO EVENT SHALL WHISTLE COMMUNICATIONS BE LIABLE FOR ANY DAMAGES
|
|
* RESULTING FROM OR ARISING OUT OF ANY USE OF THIS SOFTWARE, INCLUDING
|
|
* WITHOUT LIMITATION, ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY,
|
|
* PUNITIVE, OR CONSEQUENTIAL DAMAGES, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
* SERVICES, LOSS OF USE, DATA OR PROFITS, HOWEVER CAUSED AND UNDER ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF WHISTLE COMMUNICATIONS IS ADVISED OF THE POSSIBILITY
|
|
* OF SUCH DAMAGE.
|
|
*
|
|
* Author: Archie Cobbs <archie@freebsd.org>
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
/*
|
|
* Support for the SMBus controller logical device which is part of the
|
|
* Intel 81801AA (ICH) and 81801AB (ICH0) I/O controller hub chips.
|
|
*/
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/errno.h>
|
|
#include <sys/mutex.h>
|
|
#include <sys/syslog.h>
|
|
#include <sys/bus.h>
|
|
|
|
#include <machine/bus.h>
|
|
#include <sys/rman.h>
|
|
#include <machine/resource.h>
|
|
|
|
#include <pci/pcivar.h>
|
|
#include <pci/pcireg.h>
|
|
|
|
#include <dev/smbus/smbconf.h>
|
|
|
|
#include <dev/ichsmb/ichsmb_var.h>
|
|
#include <dev/ichsmb/ichsmb_reg.h>
|
|
|
|
/* PCI unique identifiers */
|
|
#define ID_81801AA 0x24138086
|
|
#define ID_81801AB 0x24238086
|
|
#define ID_82801BA 0x24438086
|
|
|
|
#define PCIS_SERIALBUS_SMBUS_PROGIF 0x00
|
|
|
|
/* Internal functions */
|
|
static int ichsmb_pci_probe(device_t dev);
|
|
static int ichsmb_pci_attach(device_t dev);
|
|
|
|
/* Device methods */
|
|
static device_method_t ichsmb_pci_methods[] = {
|
|
/* Device interface */
|
|
DEVMETHOD(device_probe, ichsmb_pci_probe),
|
|
DEVMETHOD(device_attach, ichsmb_pci_attach),
|
|
|
|
/* Bus methods */
|
|
DEVMETHOD(bus_print_child, bus_generic_print_child),
|
|
|
|
/* SMBus methods */
|
|
DEVMETHOD(smbus_callback, ichsmb_callback),
|
|
DEVMETHOD(smbus_quick, ichsmb_quick),
|
|
DEVMETHOD(smbus_sendb, ichsmb_sendb),
|
|
DEVMETHOD(smbus_recvb, ichsmb_recvb),
|
|
DEVMETHOD(smbus_writeb, ichsmb_writeb),
|
|
DEVMETHOD(smbus_writew, ichsmb_writew),
|
|
DEVMETHOD(smbus_readb, ichsmb_readb),
|
|
DEVMETHOD(smbus_readw, ichsmb_readw),
|
|
DEVMETHOD(smbus_pcall, ichsmb_pcall),
|
|
DEVMETHOD(smbus_bwrite, ichsmb_bwrite),
|
|
DEVMETHOD(smbus_bread, ichsmb_bread),
|
|
{ 0, 0 }
|
|
};
|
|
|
|
static driver_t ichsmb_pci_driver = {
|
|
"ichsmb",
|
|
ichsmb_pci_methods,
|
|
sizeof(struct ichsmb_softc)
|
|
};
|
|
|
|
static devclass_t ichsmb_pci_devclass;
|
|
|
|
DRIVER_MODULE(ichsmb, pci, ichsmb_pci_driver, ichsmb_pci_devclass, 0, 0);
|
|
|
|
static int
|
|
ichsmb_pci_probe(device_t dev)
|
|
{
|
|
/* Check PCI identifier */
|
|
switch (pci_get_devid(dev)) {
|
|
case ID_81801AA:
|
|
device_set_desc(dev, "Intel 82801AA (ICH) SMBus controller");
|
|
break;
|
|
case ID_81801AB:
|
|
device_set_desc(dev, "Intel 82801AB (ICH0) SMBus controller");
|
|
break;
|
|
case ID_82801BA:
|
|
device_set_desc(dev, "Intel 82801BA (ICH2) SMBus controller");
|
|
break;
|
|
default:
|
|
if (pci_get_class(dev) == PCIC_SERIALBUS
|
|
&& pci_get_subclass(dev) == PCIS_SERIALBUS_SMBUS
|
|
&& pci_get_progif(dev) == PCIS_SERIALBUS_SMBUS_PROGIF) {
|
|
device_set_desc(dev, "SMBus controller");
|
|
return (-2); /* XXX */
|
|
}
|
|
return (ENXIO);
|
|
}
|
|
|
|
/* Done */
|
|
return (ichsmb_probe(dev));
|
|
}
|
|
|
|
static int
|
|
ichsmb_pci_attach(device_t dev)
|
|
{
|
|
const sc_p sc = device_get_softc(dev);
|
|
u_int32_t cmd;
|
|
int error;
|
|
|
|
/* Initialize private state */
|
|
bzero(sc, sizeof(*sc));
|
|
sc->ich_cmd = -1;
|
|
sc->dev = dev;
|
|
|
|
/* Allocate an I/O range */
|
|
sc->io_rid = ICH_SMB_BASE;
|
|
sc->io_res = bus_alloc_resource(dev, SYS_RES_IOPORT,
|
|
&sc->io_rid, 0, ~0, 16, RF_ACTIVE);
|
|
if (sc->io_res == NULL) {
|
|
log(LOG_ERR, "%s: can't map I/O\n", device_get_nameunit(dev));
|
|
error = ENXIO;
|
|
goto fail;
|
|
}
|
|
sc->io_bst = rman_get_bustag(sc->io_res);
|
|
sc->io_bsh = rman_get_bushandle(sc->io_res);
|
|
|
|
/* Allocate interrupt */
|
|
sc->irq_rid = 0;
|
|
sc->irq_res = bus_alloc_resource(dev, SYS_RES_IRQ,
|
|
&sc->irq_rid, 0, ~0, 1, RF_ACTIVE | RF_SHAREABLE);
|
|
if (sc->irq_res == NULL) {
|
|
log(LOG_ERR, "%s: can't get IRQ\n", device_get_nameunit(dev));
|
|
error = ENXIO;
|
|
goto fail;
|
|
}
|
|
|
|
/* Set up interrupt handler */
|
|
error = bus_setup_intr(dev, sc->irq_res, INTR_TYPE_MISC,
|
|
ichsmb_device_intr, sc, &sc->irq_handle);
|
|
if (error != 0) {
|
|
log(LOG_ERR, "%s: can't setup irq\n", device_get_nameunit(dev));
|
|
goto fail;
|
|
}
|
|
|
|
/* Enable I/O mapping */
|
|
cmd = pci_read_config(dev, PCIR_COMMAND, 4);
|
|
cmd |= PCIM_CMD_PORTEN;
|
|
pci_write_config(dev, PCIR_COMMAND, cmd, 4);
|
|
cmd = pci_read_config(dev, PCIR_COMMAND, 4);
|
|
if ((cmd & PCIM_CMD_PORTEN) == 0) {
|
|
log(LOG_ERR, "%s: can't enable memory map\n",
|
|
device_get_nameunit(dev));
|
|
error = ENXIO;
|
|
goto fail;
|
|
}
|
|
|
|
/* Enable device */
|
|
pci_write_config(dev, ICH_HOSTC, ICH_HOSTC_HST_EN, 1);
|
|
|
|
/* Done */
|
|
return (ichsmb_attach(dev));
|
|
|
|
fail:
|
|
/* Attach failed, release resources */
|
|
ichsmb_release_resources(sc);
|
|
return (error);
|
|
}
|
|
|