| .. |
|
apb.c
|
- Add intr counters for APB interrupts
|
2009-11-18 22:53:05 +00:00 |
|
apbvar.h
|
- Add intr counters for APB interrupts
|
2009-11-18 22:53:05 +00:00 |
|
ar71xx_bus_space_reversed.c
|
- Handle byte-order issue for non-word accesses to memory mapped
|
2009-04-19 22:56:35 +00:00 |
|
ar71xx_bus_space_reversed.h
|
- Handle byte-order issue for non-word accesses to memory mapped
|
2009-04-19 22:56:35 +00:00 |
|
ar71xx_ehci.c
|
- include register definitions for respective controllers
|
2009-11-12 20:48:04 +00:00 |
|
ar71xx_machdep.c
|
Rename mips_pcpu_init to mips_pcpu0_init since it applies only to the
|
2010-01-09 03:08:22 +00:00 |
|
ar71xx_ohci.c
|
- include register definitions for respective controllers
|
2009-11-12 20:48:04 +00:00 |
|
ar71xx_pci_bus_space.c
|
- Add pci bus space that translates byte order to little endian,
|
2009-05-15 21:36:50 +00:00 |
|
ar71xx_pci_bus_space.h
|
- Add pci bus space that translates byte order to little endian,
|
2009-05-15 21:36:50 +00:00 |
|
ar71xx_pci.c
|
- Fix PCI routing code
|
2009-07-08 17:20:53 +00:00 |
|
ar71xx_spi.c
|
- Add SPI bus driver for ar71xx SoC
|
2009-05-18 23:32:04 +00:00 |
|
ar71xx_wdog.c
|
- Add AR71XX watchdog timer driver
|
2009-07-09 20:16:01 +00:00 |
|
ar71xxreg.h
|
- Access to all 5 PHYs goes through registers in MAC0 memory
|
2009-11-08 07:26:02 +00:00 |
|
files.ar71xx
|
With this commit our friend RMI will now compile. I have
|
2009-10-30 08:53:11 +00:00 |
|
if_arge.c
|
- Handle multiphy MAC case: create interface with
|
2009-11-12 21:27:58 +00:00 |
|
if_argevar.h
|
- Handle multiphy MAC case: create interface with
|
2009-11-12 21:27:58 +00:00 |
|
uart_bus_ar71xx.c
|
- Move CPU/AHB frequency calculations to functions to
|
2009-07-09 20:11:26 +00:00 |
|
uart_cpu_ar71xx.c
|
- Move CPU/AHB frequency calculations to functions to
|
2009-07-09 20:11:26 +00:00 |
