74c781ed91
that can be extended, but also ensure compile-time type checking. Refactor common code out of arch-specific implementations. Move the mpr and mps drivers to this new API. The template type remains visible to the consumer so that it can be allocated on the stack, but should be considered opaque.
490 lines
14 KiB
C
490 lines
14 KiB
C
/*-
|
|
* Copyright (c) 2009 Yahoo! Inc.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
/* PCI/PCI-X/PCIe bus interface for the Avago Tech (LSI) MPT3 controllers */
|
|
|
|
/* TODO Move headers to mprvar */
|
|
#include <sys/types.h>
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/module.h>
|
|
#include <sys/bus.h>
|
|
#include <sys/conf.h>
|
|
#include <sys/malloc.h>
|
|
#include <sys/sysctl.h>
|
|
#include <sys/uio.h>
|
|
|
|
#include <machine/bus.h>
|
|
#include <machine/resource.h>
|
|
#include <sys/rman.h>
|
|
|
|
#include <dev/pci/pcireg.h>
|
|
#include <dev/pci/pcivar.h>
|
|
#include <dev/pci/pci_private.h>
|
|
|
|
#include <dev/mpr/mpi/mpi2_type.h>
|
|
#include <dev/mpr/mpi/mpi2.h>
|
|
#include <dev/mpr/mpi/mpi2_ioc.h>
|
|
#include <dev/mpr/mpi/mpi2_cnfg.h>
|
|
#include <dev/mpr/mpi/mpi2_tool.h>
|
|
#include <dev/mpr/mpi/mpi2_pci.h>
|
|
|
|
#include <sys/queue.h>
|
|
#include <sys/kthread.h>
|
|
#include <dev/mpr/mpr_ioctl.h>
|
|
#include <dev/mpr/mprvar.h>
|
|
|
|
static int mpr_pci_probe(device_t);
|
|
static int mpr_pci_attach(device_t);
|
|
static int mpr_pci_detach(device_t);
|
|
static int mpr_pci_suspend(device_t);
|
|
static int mpr_pci_resume(device_t);
|
|
static void mpr_pci_free(struct mpr_softc *);
|
|
static int mpr_alloc_msix(struct mpr_softc *sc, int msgs);
|
|
static int mpr_alloc_msi(struct mpr_softc *sc, int msgs);
|
|
static int mpr_pci_alloc_interrupts(struct mpr_softc *sc);
|
|
|
|
static device_method_t mpr_methods[] = {
|
|
DEVMETHOD(device_probe, mpr_pci_probe),
|
|
DEVMETHOD(device_attach, mpr_pci_attach),
|
|
DEVMETHOD(device_detach, mpr_pci_detach),
|
|
DEVMETHOD(device_suspend, mpr_pci_suspend),
|
|
DEVMETHOD(device_resume, mpr_pci_resume),
|
|
DEVMETHOD(bus_print_child, bus_generic_print_child),
|
|
DEVMETHOD(bus_driver_added, bus_generic_driver_added),
|
|
{ 0, 0 }
|
|
};
|
|
|
|
static driver_t mpr_pci_driver = {
|
|
"mpr",
|
|
mpr_methods,
|
|
sizeof(struct mpr_softc)
|
|
};
|
|
|
|
struct mpr_ident {
|
|
uint16_t vendor;
|
|
uint16_t device;
|
|
uint16_t subvendor;
|
|
uint16_t subdevice;
|
|
u_int flags;
|
|
const char *desc;
|
|
} mpr_identifiers[] = {
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI25_MFGPAGE_DEVID_SAS3004,
|
|
0xffff, 0xffff, 0, "Avago Technologies (LSI) SAS3004" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI25_MFGPAGE_DEVID_SAS3008,
|
|
0xffff, 0xffff, 0, "Avago Technologies (LSI) SAS3008" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI25_MFGPAGE_DEVID_SAS3108_1,
|
|
0xffff, 0xffff, 0, "Avago Technologies (LSI) SAS3108_1" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI25_MFGPAGE_DEVID_SAS3108_2,
|
|
0xffff, 0xffff, 0, "Avago Technologies (LSI) SAS3108_2" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI25_MFGPAGE_DEVID_SAS3108_5,
|
|
0xffff, 0xffff, 0, "Avago Technologies (LSI) SAS3108_5" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI25_MFGPAGE_DEVID_SAS3108_6,
|
|
0xffff, 0xffff, 0, "Avago Technologies (LSI) SAS3108_6" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3216,
|
|
0xffff, 0xffff, 0, "Avago Technologies (LSI) SAS3216" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3224,
|
|
0xffff, 0xffff, 0, "Avago Technologies (LSI) SAS3224" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3316_1,
|
|
0xffff, 0xffff, 0, "Avago Technologies (LSI) SAS3316_1" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3316_2,
|
|
0xffff, 0xffff, 0, "Avago Technologies (LSI) SAS3316_2" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3324_1,
|
|
0xffff, 0xffff, 0, "Avago Technologies (LSI) SAS3324_1" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3324_2,
|
|
0xffff, 0xffff, 0, "Avago Technologies (LSI) SAS3324_2" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3408,
|
|
0xffff, 0xffff, MPR_FLAGS_GEN35_IOC,
|
|
"Avago Technologies (LSI) SAS3408" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3416,
|
|
0xffff, 0xffff, MPR_FLAGS_GEN35_IOC,
|
|
"Avago Technologies (LSI) SAS3416" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3508,
|
|
0xffff, 0xffff, MPR_FLAGS_GEN35_IOC,
|
|
"Avago Technologies (LSI) SAS3508" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3508_1,
|
|
0xffff, 0xffff, MPR_FLAGS_GEN35_IOC,
|
|
"Avago Technologies (LSI) SAS3508_1" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3516,
|
|
0xffff, 0xffff, MPR_FLAGS_GEN35_IOC,
|
|
"Avago Technologies (LSI) SAS3516" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3516_1,
|
|
0xffff, 0xffff, MPR_FLAGS_GEN35_IOC,
|
|
"Avago Technologies (LSI) SAS3516_1" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3616,
|
|
0xffff, 0xffff, MPR_FLAGS_GEN35_IOC,
|
|
"Avago Technologies (LSI) SAS3616" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3708,
|
|
0xffff, 0xffff, MPR_FLAGS_GEN35_IOC,
|
|
"Avago Technologies (LSI) SAS3708" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_SAS3716,
|
|
0xffff, 0xffff, MPR_FLAGS_GEN35_IOC,
|
|
"Avago Technologies (LSI) SAS3716" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_INVALID0_SAS3816,
|
|
0xffff, 0xffff, (MPR_FLAGS_GEN35_IOC | MPR_FLAGS_SEA_IOC),
|
|
"Broadcom Inc. (LSI) INVALID0 SAS3816" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_CFG_SEC_SAS3816,
|
|
0xffff, 0xffff, (MPR_FLAGS_GEN35_IOC | MPR_FLAGS_SEA_IOC),
|
|
"Broadcom Inc. (LSI) CFG SEC SAS3816" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_HARD_SEC_SAS3816,
|
|
0xffff, 0xffff, (MPR_FLAGS_GEN35_IOC | MPR_FLAGS_SEA_IOC),
|
|
"Broadcom Inc. (LSI) HARD SEC SAS3816" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_INVALID1_SAS3816,
|
|
0xffff, 0xffff, (MPR_FLAGS_GEN35_IOC | MPR_FLAGS_SEA_IOC),
|
|
"Broadcom Inc. (LSI) INVALID1 SAS3816" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_INVALID0_SAS3916,
|
|
0xffff, 0xffff, (MPR_FLAGS_GEN35_IOC | MPR_FLAGS_SEA_IOC),
|
|
"Broadcom Inc. (LSI) INVALID0 SAS3916" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_CFG_SEC_SAS3916,
|
|
0xffff, 0xffff, (MPR_FLAGS_GEN35_IOC | MPR_FLAGS_SEA_IOC),
|
|
"Broadcom Inc. (LSI) CFG SEC SAS3916" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_HARD_SEC_SAS3916,
|
|
0xffff, 0xffff, (MPR_FLAGS_GEN35_IOC | MPR_FLAGS_SEA_IOC),
|
|
"Broadcom Inc. (LSI) HARD SEC SAS3916" },
|
|
{ MPI2_MFGPAGE_VENDORID_LSI, MPI26_MFGPAGE_DEVID_INVALID1_SAS3916,
|
|
0xffff, 0xffff, (MPR_FLAGS_GEN35_IOC | MPR_FLAGS_SEA_IOC),
|
|
"Broadcom Inc. (LSI) INVALID1 SAS3916" },
|
|
{ 0, 0, 0, 0, 0, NULL }
|
|
};
|
|
|
|
static devclass_t mpr_devclass;
|
|
DRIVER_MODULE(mpr, pci, mpr_pci_driver, mpr_devclass, 0, 0);
|
|
MODULE_PNP_INFO("U16:vendor;U16:device;U16:subvendor;U16:subdevice;D:#", pci,
|
|
mpr, mpr_identifiers, nitems(mpr_identifiers) - 1);
|
|
|
|
MODULE_DEPEND(mpr, cam, 1, 1, 1);
|
|
|
|
static struct mpr_ident *
|
|
mpr_find_ident(device_t dev)
|
|
{
|
|
struct mpr_ident *m;
|
|
|
|
for (m = mpr_identifiers; m->vendor != 0; m++) {
|
|
if (m->vendor != pci_get_vendor(dev))
|
|
continue;
|
|
if (m->device != pci_get_device(dev))
|
|
continue;
|
|
if ((m->subvendor != 0xffff) &&
|
|
(m->subvendor != pci_get_subvendor(dev)))
|
|
continue;
|
|
if ((m->subdevice != 0xffff) &&
|
|
(m->subdevice != pci_get_subdevice(dev)))
|
|
continue;
|
|
return (m);
|
|
}
|
|
|
|
return (NULL);
|
|
}
|
|
|
|
static int
|
|
mpr_pci_probe(device_t dev)
|
|
{
|
|
struct mpr_ident *id;
|
|
|
|
if ((id = mpr_find_ident(dev)) != NULL) {
|
|
device_set_desc(dev, id->desc);
|
|
return (BUS_PROBE_DEFAULT);
|
|
}
|
|
return (ENXIO);
|
|
}
|
|
|
|
static int
|
|
mpr_pci_attach(device_t dev)
|
|
{
|
|
bus_dma_template_t t;
|
|
struct mpr_softc *sc;
|
|
struct mpr_ident *m;
|
|
int error, i;
|
|
|
|
sc = device_get_softc(dev);
|
|
bzero(sc, sizeof(*sc));
|
|
sc->mpr_dev = dev;
|
|
m = mpr_find_ident(dev);
|
|
sc->mpr_flags = m->flags;
|
|
|
|
switch (m->device) {
|
|
case MPI26_MFGPAGE_DEVID_INVALID0_SAS3816:
|
|
case MPI26_MFGPAGE_DEVID_INVALID1_SAS3816:
|
|
case MPI26_MFGPAGE_DEVID_INVALID0_SAS3916:
|
|
case MPI26_MFGPAGE_DEVID_INVALID1_SAS3916:
|
|
mpr_printf(sc, "HBA is in Non Secure mode\n");
|
|
return (ENXIO);
|
|
case MPI26_MFGPAGE_DEVID_CFG_SEC_SAS3816:
|
|
case MPI26_MFGPAGE_DEVID_CFG_SEC_SAS3916:
|
|
mpr_printf(sc, "HBA is in Configurable Secure mode\n");
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
mpr_get_tunables(sc);
|
|
|
|
/* Twiddle basic PCI config bits for a sanity check */
|
|
pci_enable_busmaster(dev);
|
|
|
|
for (i = 0; i < PCI_MAXMAPS_0; i++) {
|
|
sc->mpr_regs_rid = PCIR_BAR(i);
|
|
|
|
if ((sc->mpr_regs_resource = bus_alloc_resource_any(dev,
|
|
SYS_RES_MEMORY, &sc->mpr_regs_rid, RF_ACTIVE)) != NULL)
|
|
break;
|
|
}
|
|
|
|
if (sc->mpr_regs_resource == NULL) {
|
|
mpr_printf(sc, "Cannot allocate PCI registers\n");
|
|
return (ENXIO);
|
|
}
|
|
|
|
sc->mpr_btag = rman_get_bustag(sc->mpr_regs_resource);
|
|
sc->mpr_bhandle = rman_get_bushandle(sc->mpr_regs_resource);
|
|
|
|
/* Allocate the parent DMA tag */
|
|
bus_dma_template_init(&t, bus_get_dma_tag(dev));
|
|
if (bus_dma_template_tag(&t, &sc->mpr_parent_dmat)) {
|
|
mpr_printf(sc, "Cannot allocate parent DMA tag\n");
|
|
mpr_pci_free(sc);
|
|
return (ENOMEM);
|
|
}
|
|
|
|
if (((error = mpr_pci_alloc_interrupts(sc)) != 0) ||
|
|
((error = mpr_attach(sc)) != 0))
|
|
mpr_pci_free(sc);
|
|
|
|
return (error);
|
|
}
|
|
|
|
/*
|
|
* Allocate, but don't assign interrupts early. Doing it before requesting
|
|
* the IOCFacts message informs the firmware that we want to do MSI-X
|
|
* multiqueue. We might not use all of the available messages, but there's
|
|
* no reason to re-alloc if we don't.
|
|
*/
|
|
int
|
|
mpr_pci_alloc_interrupts(struct mpr_softc *sc)
|
|
{
|
|
device_t dev;
|
|
int error, msgs;
|
|
|
|
dev = sc->mpr_dev;
|
|
error = 0;
|
|
msgs = 0;
|
|
|
|
if (sc->disable_msix == 0) {
|
|
msgs = pci_msix_count(dev);
|
|
mpr_dprint(sc, MPR_INIT, "Counted %d MSI-X messages\n", msgs);
|
|
msgs = min(msgs, sc->max_msix);
|
|
msgs = min(msgs, MPR_MSIX_MAX);
|
|
msgs = min(msgs, 1); /* XXX */
|
|
if (msgs != 0) {
|
|
mpr_dprint(sc, MPR_INIT, "Attempting to allocate %d "
|
|
"MSI-X messages\n", msgs);
|
|
error = mpr_alloc_msix(sc, msgs);
|
|
}
|
|
}
|
|
if (((error != 0) || (msgs == 0)) && (sc->disable_msi == 0)) {
|
|
msgs = pci_msi_count(dev);
|
|
mpr_dprint(sc, MPR_INIT, "Counted %d MSI messages\n", msgs);
|
|
msgs = min(msgs, MPR_MSI_MAX);
|
|
if (msgs != 0) {
|
|
mpr_dprint(sc, MPR_INIT, "Attempting to allocated %d "
|
|
"MSI messages\n", MPR_MSI_MAX);
|
|
error = mpr_alloc_msi(sc, MPR_MSI_MAX);
|
|
}
|
|
}
|
|
if ((error != 0) || (msgs == 0)) {
|
|
/*
|
|
* If neither MSI or MSI-X are available, assume legacy INTx.
|
|
* This also implies that there will be only 1 queue.
|
|
*/
|
|
mpr_dprint(sc, MPR_INIT, "Falling back to legacy INTx\n");
|
|
sc->mpr_flags |= MPR_FLAGS_INTX;
|
|
msgs = 1;
|
|
} else
|
|
sc->mpr_flags |= MPR_FLAGS_MSI;
|
|
|
|
sc->msi_msgs = msgs;
|
|
mpr_dprint(sc, MPR_INIT, "Allocated %d interrupts\n", msgs);
|
|
|
|
return (error);
|
|
}
|
|
|
|
int
|
|
mpr_pci_setup_interrupts(struct mpr_softc *sc)
|
|
{
|
|
device_t dev;
|
|
struct mpr_queue *q;
|
|
void *ihandler;
|
|
int i, error, rid, initial_rid;
|
|
|
|
dev = sc->mpr_dev;
|
|
error = ENXIO;
|
|
|
|
if (sc->mpr_flags & MPR_FLAGS_INTX) {
|
|
initial_rid = 0;
|
|
ihandler = mpr_intr;
|
|
} else if (sc->mpr_flags & MPR_FLAGS_MSI) {
|
|
initial_rid = 1;
|
|
ihandler = mpr_intr_msi;
|
|
} else {
|
|
mpr_dprint(sc, MPR_ERROR|MPR_INIT,
|
|
"Unable to set up interrupts\n");
|
|
return (EINVAL);
|
|
}
|
|
|
|
for (i = 0; i < sc->msi_msgs; i++) {
|
|
q = &sc->queues[i];
|
|
rid = i + initial_rid;
|
|
q->irq_rid = rid;
|
|
q->irq = bus_alloc_resource_any(dev, SYS_RES_IRQ,
|
|
&q->irq_rid, RF_ACTIVE);
|
|
if (q->irq == NULL) {
|
|
mpr_dprint(sc, MPR_ERROR|MPR_INIT,
|
|
"Cannot allocate interrupt RID %d\n", rid);
|
|
sc->msi_msgs = i;
|
|
break;
|
|
}
|
|
error = bus_setup_intr(dev, q->irq,
|
|
INTR_TYPE_BIO | INTR_MPSAFE, NULL, ihandler,
|
|
sc, &q->intrhand);
|
|
if (error) {
|
|
mpr_dprint(sc, MPR_ERROR|MPR_INIT,
|
|
"Cannot setup interrupt RID %d\n", rid);
|
|
sc->msi_msgs = i;
|
|
break;
|
|
}
|
|
}
|
|
|
|
mpr_dprint(sc, MPR_INIT, "Set up %d interrupts\n", sc->msi_msgs);
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
mpr_pci_detach(device_t dev)
|
|
{
|
|
struct mpr_softc *sc;
|
|
int error;
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
if ((error = mpr_free(sc)) != 0)
|
|
return (error);
|
|
|
|
mpr_pci_free(sc);
|
|
return (0);
|
|
}
|
|
|
|
void
|
|
mpr_pci_free_interrupts(struct mpr_softc *sc)
|
|
{
|
|
struct mpr_queue *q;
|
|
int i;
|
|
|
|
if (sc->queues == NULL)
|
|
return;
|
|
|
|
for (i = 0; i < sc->msi_msgs; i++) {
|
|
q = &sc->queues[i];
|
|
if (q->irq != NULL) {
|
|
bus_teardown_intr(sc->mpr_dev, q->irq,
|
|
q->intrhand);
|
|
bus_release_resource(sc->mpr_dev, SYS_RES_IRQ,
|
|
q->irq_rid, q->irq);
|
|
}
|
|
}
|
|
}
|
|
|
|
static void
|
|
mpr_pci_free(struct mpr_softc *sc)
|
|
{
|
|
|
|
if (sc->mpr_parent_dmat != NULL) {
|
|
bus_dma_tag_destroy(sc->mpr_parent_dmat);
|
|
}
|
|
|
|
mpr_pci_free_interrupts(sc);
|
|
|
|
if (sc->mpr_flags & MPR_FLAGS_MSI)
|
|
pci_release_msi(sc->mpr_dev);
|
|
|
|
if (sc->mpr_regs_resource != NULL) {
|
|
bus_release_resource(sc->mpr_dev, SYS_RES_MEMORY,
|
|
sc->mpr_regs_rid, sc->mpr_regs_resource);
|
|
}
|
|
|
|
return;
|
|
}
|
|
|
|
static int
|
|
mpr_pci_suspend(device_t dev)
|
|
{
|
|
return (EINVAL);
|
|
}
|
|
|
|
static int
|
|
mpr_pci_resume(device_t dev)
|
|
{
|
|
return (EINVAL);
|
|
}
|
|
|
|
static int
|
|
mpr_alloc_msix(struct mpr_softc *sc, int msgs)
|
|
{
|
|
int error;
|
|
|
|
error = pci_alloc_msix(sc->mpr_dev, &msgs);
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
mpr_alloc_msi(struct mpr_softc *sc, int msgs)
|
|
{
|
|
int error;
|
|
|
|
error = pci_alloc_msi(sc->mpr_dev, &msgs);
|
|
return (error);
|
|
}
|
|
|
|
int
|
|
mpr_pci_restore(struct mpr_softc *sc)
|
|
{
|
|
struct pci_devinfo *dinfo;
|
|
|
|
mpr_dprint(sc, MPR_TRACE, "%s\n", __func__);
|
|
|
|
dinfo = device_get_ivars(sc->mpr_dev);
|
|
if (dinfo == NULL) {
|
|
mpr_dprint(sc, MPR_FAULT, "%s: NULL dinfo\n", __func__);
|
|
return (EINVAL);
|
|
}
|
|
|
|
pci_cfg_restore(sc->mpr_dev, dinfo);
|
|
return (0);
|
|
}
|