f57d04ab1d
register to the one of the processor doing the interrupt setup. This is required since this field is preinitialized to 0, but there exist machines which have no processor with a MID of 0 (e.g. e450s with 1 or 2 processors). Add some more macros for handle the interrupt mapping registers, and rename some existing ones for consistency. Approved by: re |
||
---|---|---|
.. | ||
ofw_sbus.h | ||
sbus.c | ||
sbusreg.h | ||
sbusvar.h |