Hans Petter Selasky f81d0b43f1 Don't separate the status stage of the XHCI USB control transfers into ... its own job because this breaks the simplified QEMU XHCI TRB parser, which expects the complete USB control transfer as a series of back to back TRBs. The old behaviour is kept under #ifdef in case this change breaks enumeration of any USB devices. PR: 212021 MFC after: 1 week		2016-08-22 19:32:50 +00:00
..
at91dci_atmelarm.c
at91dci_fdt.c
at91dci.c
at91dci.h
atmegadci_atmelarm.c
atmegadci.c
atmegadci.h
avr32dci.c
avr32dci.h
dwc_otg_fdt.c
dwc_otg_fdt.h
dwc_otg_hisi.c
dwc_otg.c
dwc_otg.h
dwc_otgreg.h
ehci_fsl.c
ehci_imx.c
ehci_ixp4xx.c
ehci_mv.c
ehci_pci.c
ehci.c
ehci.h
ehcireg.h
generic_ehci.c
generic_ohci.c
generic_usb_if.m
musb_otg_atmelarm.c
musb_otg.c
musb_otg.h
ohci_pci.c
ohci_s3c24x0.c
ohci.c
ohci.h
ohcireg.h
saf1761_otg_boot.c
saf1761_otg_fdt.c
saf1761_otg_reg.h
saf1761_otg.c
saf1761_otg.h
uhci_pci.c
uhci.c
uhci.h
uhcireg.h
usb_controller.c
uss820dci_atmelarm.c
uss820dci.c
uss820dci.h
xhci_mv.c
xhci_pci.c
xhci.c
xhci.h
xhcireg.h