3a6a9a3bcc
from the git tree. This merges a lot that we're not using, but there's too many files to be selective and have a hope of catching everything. If there are conflicts with the rest of the tree, we'll resolve them on a case by case basis. MFC after: 2 weeks Sponsored by: Netflix, Inc.
139 lines
3.1 KiB
Plaintext
139 lines
3.1 KiB
Plaintext
/*
|
|
* Copyright 2012 Denis 'GNUtoo' Carikli <GNUtoo@no-log.org>
|
|
*
|
|
* The code contained herein is licensed under the GNU General Public
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
* Version 2 or later at the following locations:
|
|
*
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
*/
|
|
|
|
#include "skeleton.dtsi"
|
|
|
|
/ {
|
|
aliases {
|
|
serial0 = &uart1;
|
|
serial1 = &uart2;
|
|
serial2 = &uart3;
|
|
serial3 = &uart4;
|
|
serial4 = &uart5;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <0>;
|
|
#size-cells = <0>;
|
|
|
|
cpu {
|
|
compatible = "arm,arm1136";
|
|
device_type = "cpu";
|
|
};
|
|
};
|
|
|
|
avic: avic-interrupt-controller@60000000 {
|
|
compatible = "fsl,imx31-avic", "fsl,avic";
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
reg = <0x60000000 0x100000>;
|
|
};
|
|
|
|
soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "simple-bus";
|
|
interrupt-parent = <&avic>;
|
|
ranges;
|
|
|
|
aips@43f00000 { /* AIPS1 */
|
|
compatible = "fsl,aips-bus", "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0x43f00000 0x100000>;
|
|
ranges;
|
|
|
|
uart1: serial@43f90000 {
|
|
compatible = "fsl,imx31-uart", "fsl,imx21-uart";
|
|
reg = <0x43f90000 0x4000>;
|
|
interrupts = <45>;
|
|
clocks = <&clks 10>, <&clks 30>;
|
|
clock-names = "ipg", "per";
|
|
status = "disabled";
|
|
};
|
|
|
|
uart2: serial@43f94000 {
|
|
compatible = "fsl,imx31-uart", "fsl,imx21-uart";
|
|
reg = <0x43f94000 0x4000>;
|
|
interrupts = <32>;
|
|
clocks = <&clks 10>, <&clks 31>;
|
|
clock-names = "ipg", "per";
|
|
status = "disabled";
|
|
};
|
|
|
|
uart4: serial@43fb0000 {
|
|
compatible = "fsl,imx31-uart", "fsl,imx21-uart";
|
|
reg = <0x43fb0000 0x4000>;
|
|
clocks = <&clks 10>, <&clks 49>;
|
|
clock-names = "ipg", "per";
|
|
interrupts = <46>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart5: serial@43fb4000 {
|
|
compatible = "fsl,imx31-uart", "fsl,imx21-uart";
|
|
reg = <0x43fb4000 0x4000>;
|
|
interrupts = <47>;
|
|
clocks = <&clks 10>, <&clks 50>;
|
|
clock-names = "ipg", "per";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
spba@50000000 {
|
|
compatible = "fsl,spba-bus", "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0x50000000 0x100000>;
|
|
ranges;
|
|
|
|
uart3: serial@5000c000 {
|
|
compatible = "fsl,imx31-uart", "fsl,imx21-uart";
|
|
reg = <0x5000c000 0x4000>;
|
|
interrupts = <18>;
|
|
clocks = <&clks 10>, <&clks 48>;
|
|
clock-names = "ipg", "per";
|
|
status = "disabled";
|
|
};
|
|
|
|
iim: iim@5001c000 {
|
|
compatible = "fsl,imx31-iim", "fsl,imx27-iim";
|
|
reg = <0x5001c000 0x1000>;
|
|
interrupts = <19>;
|
|
clocks = <&clks 25>;
|
|
};
|
|
|
|
clks: ccm@53f80000{
|
|
compatible = "fsl,imx31-ccm";
|
|
reg = <0x53f80000 0x4000>;
|
|
interrupts = <0 31 0x04 0 53 0x04>;
|
|
#clock-cells = <1>;
|
|
};
|
|
};
|
|
|
|
aips@53f00000 { /* AIPS2 */
|
|
compatible = "fsl,aips-bus", "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0x53f00000 0x100000>;
|
|
ranges;
|
|
|
|
gpt: timer@53f90000 {
|
|
compatible = "fsl,imx31-gpt";
|
|
reg = <0x53f90000 0x4000>;
|
|
interrupts = <29>;
|
|
clocks = <&clks 10>, <&clks 22>;
|
|
clock-names = "ipg", "per";
|
|
};
|
|
};
|
|
};
|
|
};
|