3a6a9a3bcc
from the git tree. This merges a lot that we're not using, but there's too many files to be selective and have a hope of catching everything. If there are conflicts with the rest of the tree, we'll resolve them on a case by case basis. MFC after: 2 weeks Sponsored by: Netflix, Inc.
209 lines
4.8 KiB
Plaintext
209 lines
4.8 KiB
Plaintext
/*
|
|
* Device Tree Source for OMAP3430 ES1 clock data
|
|
*
|
|
* Copyright (C) 2013 Texas Instruments, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
&cm_clocks {
|
|
gfx_l3_ck: gfx_l3_ck {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,wait-gate-clock";
|
|
clocks = <&l3_ick>;
|
|
reg = <0x0b10>;
|
|
ti,bit-shift = <0>;
|
|
};
|
|
|
|
gfx_l3_fck: gfx_l3_fck {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,divider-clock";
|
|
clocks = <&l3_ick>;
|
|
ti,max-div = <7>;
|
|
reg = <0x0b40>;
|
|
ti,index-starts-at-one;
|
|
};
|
|
|
|
gfx_l3_ick: gfx_l3_ick {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
clocks = <&gfx_l3_ck>;
|
|
clock-mult = <1>;
|
|
clock-div = <1>;
|
|
};
|
|
|
|
gfx_cg1_ck: gfx_cg1_ck {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,wait-gate-clock";
|
|
clocks = <&gfx_l3_fck>;
|
|
reg = <0x0b00>;
|
|
ti,bit-shift = <1>;
|
|
};
|
|
|
|
gfx_cg2_ck: gfx_cg2_ck {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,wait-gate-clock";
|
|
clocks = <&gfx_l3_fck>;
|
|
reg = <0x0b00>;
|
|
ti,bit-shift = <2>;
|
|
};
|
|
|
|
d2d_26m_fck: d2d_26m_fck {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,wait-gate-clock";
|
|
clocks = <&sys_ck>;
|
|
reg = <0x0a00>;
|
|
ti,bit-shift = <3>;
|
|
};
|
|
|
|
fshostusb_fck: fshostusb_fck {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,wait-gate-clock";
|
|
clocks = <&core_48m_fck>;
|
|
reg = <0x0a00>;
|
|
ti,bit-shift = <5>;
|
|
};
|
|
|
|
ssi_ssr_gate_fck_3430es1: ssi_ssr_gate_fck_3430es1 {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,composite-no-wait-gate-clock";
|
|
clocks = <&corex2_fck>;
|
|
ti,bit-shift = <0>;
|
|
reg = <0x0a00>;
|
|
};
|
|
|
|
ssi_ssr_div_fck_3430es1: ssi_ssr_div_fck_3430es1 {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,composite-divider-clock";
|
|
clocks = <&corex2_fck>;
|
|
ti,bit-shift = <8>;
|
|
reg = <0x0a40>;
|
|
ti,dividers = <0>, <1>, <2>, <3>, <4>, <0>, <6>, <0>, <8>;
|
|
};
|
|
|
|
ssi_ssr_fck: ssi_ssr_fck_3430es1 {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,composite-clock";
|
|
clocks = <&ssi_ssr_gate_fck_3430es1>, <&ssi_ssr_div_fck_3430es1>;
|
|
};
|
|
|
|
ssi_sst_fck: ssi_sst_fck_3430es1 {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
clocks = <&ssi_ssr_fck>;
|
|
clock-mult = <1>;
|
|
clock-div = <2>;
|
|
};
|
|
|
|
hsotgusb_ick_3430es1: hsotgusb_ick_3430es1 {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,omap3-no-wait-interface-clock";
|
|
clocks = <&core_l3_ick>;
|
|
reg = <0x0a10>;
|
|
ti,bit-shift = <4>;
|
|
};
|
|
|
|
fac_ick: fac_ick {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,omap3-interface-clock";
|
|
clocks = <&core_l4_ick>;
|
|
reg = <0x0a10>;
|
|
ti,bit-shift = <8>;
|
|
};
|
|
|
|
ssi_l4_ick: ssi_l4_ick {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
clocks = <&l4_ick>;
|
|
clock-mult = <1>;
|
|
clock-div = <1>;
|
|
};
|
|
|
|
ssi_ick: ssi_ick_3430es1 {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,omap3-no-wait-interface-clock";
|
|
clocks = <&ssi_l4_ick>;
|
|
reg = <0x0a10>;
|
|
ti,bit-shift = <0>;
|
|
};
|
|
|
|
usb_l4_gate_ick: usb_l4_gate_ick {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,composite-interface-clock";
|
|
clocks = <&l4_ick>;
|
|
ti,bit-shift = <5>;
|
|
reg = <0x0a10>;
|
|
};
|
|
|
|
usb_l4_div_ick: usb_l4_div_ick {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,composite-divider-clock";
|
|
clocks = <&l4_ick>;
|
|
ti,bit-shift = <4>;
|
|
ti,max-div = <1>;
|
|
reg = <0x0a40>;
|
|
ti,index-starts-at-one;
|
|
};
|
|
|
|
usb_l4_ick: usb_l4_ick {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,composite-clock";
|
|
clocks = <&usb_l4_gate_ick>, <&usb_l4_div_ick>;
|
|
};
|
|
|
|
dss1_alwon_fck: dss1_alwon_fck_3430es1 {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,gate-clock";
|
|
clocks = <&dpll4_m4x2_ck>;
|
|
ti,bit-shift = <0>;
|
|
reg = <0x0e00>;
|
|
ti,set-rate-parent;
|
|
};
|
|
|
|
dss_ick: dss_ick_3430es1 {
|
|
#clock-cells = <0>;
|
|
compatible = "ti,omap3-no-wait-interface-clock";
|
|
clocks = <&l4_ick>;
|
|
reg = <0x0e10>;
|
|
ti,bit-shift = <0>;
|
|
};
|
|
};
|
|
|
|
&cm_clockdomains {
|
|
core_l3_clkdm: core_l3_clkdm {
|
|
compatible = "ti,clockdomain";
|
|
clocks = <&sdrc_ick>, <&hsotgusb_ick_3430es1>;
|
|
};
|
|
|
|
gfx_3430es1_clkdm: gfx_3430es1_clkdm {
|
|
compatible = "ti,clockdomain";
|
|
clocks = <&gfx_l3_ck>, <&gfx_cg1_ck>, <&gfx_cg2_ck>;
|
|
};
|
|
|
|
dss_clkdm: dss_clkdm {
|
|
compatible = "ti,clockdomain";
|
|
clocks = <&dss_tv_fck>, <&dss_96m_fck>, <&dss2_alwon_fck>,
|
|
<&dss1_alwon_fck>, <&dss_ick>;
|
|
};
|
|
|
|
d2d_clkdm: d2d_clkdm {
|
|
compatible = "ti,clockdomain";
|
|
clocks = <&d2d_26m_fck>;
|
|
};
|
|
|
|
core_l4_clkdm: core_l4_clkdm {
|
|
compatible = "ti,clockdomain";
|
|
clocks = <&mmchs2_fck>, <&mmchs1_fck>, <&i2c3_fck>, <&i2c2_fck>,
|
|
<&i2c1_fck>, <&mcspi4_fck>, <&mcspi3_fck>,
|
|
<&mcspi2_fck>, <&mcspi1_fck>, <&uart2_fck>,
|
|
<&uart1_fck>, <&hdq_fck>, <&mmchs2_ick>, <&mmchs1_ick>,
|
|
<&hdq_ick>, <&mcspi4_ick>, <&mcspi3_ick>,
|
|
<&mcspi2_ick>, <&mcspi1_ick>, <&i2c3_ick>, <&i2c2_ick>,
|
|
<&i2c1_ick>, <&uart2_ick>, <&uart1_ick>, <&gpt11_ick>,
|
|
<&gpt10_ick>, <&mcbsp5_ick>, <&mcbsp1_ick>,
|
|
<&omapctrl_ick>, <&aes2_ick>, <&sha12_ick>,
|
|
<&fshostusb_fck>, <&fac_ick>, <&ssi_ick>;
|
|
};
|
|
};
|