Add skeleton machine dependent headers and c files for a port of freebsd
to a new architecture. This is the base of the sparc64 port, but contains
limited machine dependent code, and can be used a base for ports. Included
are:
- standard machine dependent headers, tweaked for a 64 bit, big endian
architecture, including empty versions of all the machine dependent
structures
- a machine independent atomic.h, which can be used until a port has
support for interrupts and the operations really need to be atomic
- stub versions of all the machine dependent functions, which panic
when called and print out the name of the function that needs to
be implemented. functions which are normally in assembly files are
not included, but this should reduce the number of different undefined
references on the first few compiles from hundreds to 5 or 6
Given minimal startup code and console support it should be trivial to
make this compile and run the first few sysinits on almost any architecture.
Requested by: alfred, imp, jhb
2001-07-31 05:45:16 +00:00
|
|
|
/*-
|
2001-11-09 20:05:53 +00:00
|
|
|
* Copyright (c) 1996, 1997, 1998, 2001 The NetBSD Foundation, Inc.
|
Add skeleton machine dependent headers and c files for a port of freebsd
to a new architecture. This is the base of the sparc64 port, but contains
limited machine dependent code, and can be used a base for ports. Included
are:
- standard machine dependent headers, tweaked for a 64 bit, big endian
architecture, including empty versions of all the machine dependent
structures
- a machine independent atomic.h, which can be used until a port has
support for interrupts and the operations really need to be atomic
- stub versions of all the machine dependent functions, which panic
when called and print out the name of the function that needs to
be implemented. functions which are normally in assembly files are
not included, but this should reduce the number of different undefined
references on the first few compiles from hundreds to 5 or 6
Given minimal startup code and console support it should be trivial to
make this compile and run the first few sysinits on almost any architecture.
Requested by: alfred, imp, jhb
2001-07-31 05:45:16 +00:00
|
|
|
* All rights reserved.
|
|
|
|
*
|
2001-11-09 20:05:53 +00:00
|
|
|
* This code is derived from software contributed to The NetBSD Foundation
|
|
|
|
* by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
|
|
|
|
* NASA Ames Research Center.
|
|
|
|
*
|
Add skeleton machine dependent headers and c files for a port of freebsd
to a new architecture. This is the base of the sparc64 port, but contains
limited machine dependent code, and can be used a base for ports. Included
are:
- standard machine dependent headers, tweaked for a 64 bit, big endian
architecture, including empty versions of all the machine dependent
structures
- a machine independent atomic.h, which can be used until a port has
support for interrupts and the operations really need to be atomic
- stub versions of all the machine dependent functions, which panic
when called and print out the name of the function that needs to
be implemented. functions which are normally in assembly files are
not included, but this should reduce the number of different undefined
references on the first few compiles from hundreds to 5 or 6
Given minimal startup code and console support it should be trivial to
make this compile and run the first few sysinits on almost any architecture.
Requested by: alfred, imp, jhb
2001-07-31 05:45:16 +00:00
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
2001-11-09 20:05:53 +00:00
|
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
|
|
* must display the following acknowledgement:
|
|
|
|
* This product includes software developed by the NetBSD
|
|
|
|
* Foundation, Inc. and its contributors.
|
|
|
|
* 4. Neither the name of The NetBSD Foundation nor the names of its
|
|
|
|
* contributors may be used to endorse or promote products derived
|
|
|
|
* from this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
|
|
|
|
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
|
|
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
/*
|
|
|
|
* Copyright (c) 1997-1999 Eduardo E. Horvath. All rights reserved.
|
|
|
|
* Copyright (c) 1996 Charles M. Hannum. All rights reserved.
|
|
|
|
* Copyright (c) 1996 Christopher G. Demetriou. All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
|
|
* must display the following acknowledgement:
|
|
|
|
* This product includes software developed by Christopher G. Demetriou
|
|
|
|
* for the NetBSD Project.
|
|
|
|
* 4. The name of the author may not be used to endorse or promote products
|
|
|
|
* derived from this software without specific prior written permission
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
Add skeleton machine dependent headers and c files for a port of freebsd
to a new architecture. This is the base of the sparc64 port, but contains
limited machine dependent code, and can be used a base for ports. Included
are:
- standard machine dependent headers, tweaked for a 64 bit, big endian
architecture, including empty versions of all the machine dependent
structures
- a machine independent atomic.h, which can be used until a port has
support for interrupts and the operations really need to be atomic
- stub versions of all the machine dependent functions, which panic
when called and print out the name of the function that needs to
be implemented. functions which are normally in assembly files are
not included, but this should reduce the number of different undefined
references on the first few compiles from hundreds to 5 or 6
Given minimal startup code and console support it should be trivial to
make this compile and run the first few sysinits on almost any architecture.
Requested by: alfred, imp, jhb
2001-07-31 05:45:16 +00:00
|
|
|
*
|
2001-11-09 20:05:53 +00:00
|
|
|
* from: NetBSD: bus.h,v 1.28 2001/07/19 15:32:19 thorpej Exp
|
|
|
|
* and
|
|
|
|
* from: FreeBSD: src/sys/alpha/include/bus.h,v 1.9 2001/01/09
|
Add skeleton machine dependent headers and c files for a port of freebsd
to a new architecture. This is the base of the sparc64 port, but contains
limited machine dependent code, and can be used a base for ports. Included
are:
- standard machine dependent headers, tweaked for a 64 bit, big endian
architecture, including empty versions of all the machine dependent
structures
- a machine independent atomic.h, which can be used until a port has
support for interrupts and the operations really need to be atomic
- stub versions of all the machine dependent functions, which panic
when called and print out the name of the function that needs to
be implemented. functions which are normally in assembly files are
not included, but this should reduce the number of different undefined
references on the first few compiles from hundreds to 5 or 6
Given minimal startup code and console support it should be trivial to
make this compile and run the first few sysinits on almost any architecture.
Requested by: alfred, imp, jhb
2001-07-31 05:45:16 +00:00
|
|
|
*
|
|
|
|
* $FreeBSD$
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _MACHINE_BUS_H_
|
|
|
|
#define _MACHINE_BUS_H_
|
|
|
|
|
2002-02-13 15:51:57 +00:00
|
|
|
#ifdef BUS_SPACE_DEBUG
|
|
|
|
#include <sys/ktr.h>
|
|
|
|
#endif
|
|
|
|
|
2001-11-09 20:05:53 +00:00
|
|
|
#include <machine/cpufunc.h>
|
2002-02-13 15:51:57 +00:00
|
|
|
#include <machine/upa.h>
|
2001-11-09 20:05:53 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* UPA and SBUS spaces are non-cached and big endian
|
|
|
|
* (except for RAM and PROM)
|
|
|
|
*
|
|
|
|
* PCI spaces are non-cached and little endian
|
|
|
|
*/
|
|
|
|
#define UPA_BUS_SPACE 0
|
|
|
|
#define SBUS_BUS_SPACE 1
|
|
|
|
#define PCI_CONFIG_BUS_SPACE 2
|
|
|
|
#define PCI_IO_BUS_SPACE 3
|
|
|
|
#define PCI_MEMORY_BUS_SPACE 4
|
|
|
|
#define LAST_BUS_SPACE 5
|
|
|
|
|
|
|
|
extern int bus_type_asi[];
|
|
|
|
extern int bus_stream_asi[];
|
|
|
|
|
|
|
|
#define __BUS_SPACE_HAS_STREAM_METHODS 1
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Bus address and size types
|
|
|
|
*/
|
|
|
|
typedef u_long bus_space_handle_t;
|
|
|
|
typedef int bus_type_t;
|
|
|
|
typedef u_long bus_addr_t;
|
|
|
|
typedef u_long bus_size_t;
|
|
|
|
|
|
|
|
#define BUS_SPACE_MAXSIZE_24BIT 0xFFFFFF
|
|
|
|
#define BUS_SPACE_MAXSIZE_32BIT 0xFFFFFFFF
|
2003-02-26 02:16:06 +00:00
|
|
|
#define BUS_SPACE_MAXSIZE 0xFFFFFFFFFFFFFFFF
|
2001-11-09 20:05:53 +00:00
|
|
|
#define BUS_SPACE_MAXADDR_24BIT 0xFFFFFF
|
|
|
|
#define BUS_SPACE_MAXADDR_32BIT 0xFFFFFFFF
|
|
|
|
#define BUS_SPACE_MAXADDR 0xFFFFFFFF
|
|
|
|
|
2005-01-29 21:43:34 +00:00
|
|
|
#define BUS_SPACE_UNRESTRICTED (~0)
|
2001-11-09 20:05:53 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Access methods for bus resources and address space.
|
|
|
|
*/
|
|
|
|
typedef struct bus_space_tag *bus_space_tag_t;
|
|
|
|
|
|
|
|
struct bus_space_tag {
|
2003-01-06 19:43:10 +00:00
|
|
|
void *bst_cookie;
|
|
|
|
bus_space_tag_t bst_parent;
|
|
|
|
int bst_type;
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2003-01-06 19:43:10 +00:00
|
|
|
void (*bst_bus_barrier)(bus_space_tag_t, bus_space_handle_t,
|
2002-03-23 20:27:32 +00:00
|
|
|
bus_size_t, bus_size_t, int);
|
2001-11-09 20:05:53 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Bus space function prototypes.
|
|
|
|
*/
|
2002-03-23 20:27:32 +00:00
|
|
|
static void bus_space_barrier(bus_space_tag_t, bus_space_handle_t, bus_size_t,
|
|
|
|
bus_size_t, int);
|
2003-01-08 04:29:00 +00:00
|
|
|
static int bus_space_subregion(bus_space_tag_t, bus_space_handle_t,
|
|
|
|
bus_size_t, bus_size_t, bus_space_handle_t *);
|
2003-09-23 08:22:34 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Map a region of device bus space into CPU virtual address space.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static __inline int bus_space_map(bus_space_tag_t t, bus_addr_t addr,
|
|
|
|
bus_size_t size, int flags,
|
|
|
|
bus_space_handle_t *bshp);
|
|
|
|
|
|
|
|
static __inline int
|
|
|
|
bus_space_map(bus_space_tag_t t __unused, bus_addr_t addr,
|
|
|
|
bus_size_t size __unused, int flags __unused,
|
|
|
|
bus_space_handle_t *bshp)
|
|
|
|
{
|
|
|
|
|
|
|
|
*bshp = addr;
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2003-02-23 19:54:16 +00:00
|
|
|
/*
|
|
|
|
* Unmap a region of device bus space.
|
|
|
|
*/
|
|
|
|
static __inline void bus_space_unmap(bus_space_tag_t t, bus_space_handle_t bsh,
|
|
|
|
bus_size_t size);
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_unmap(bus_space_tag_t t __unused, bus_space_handle_t bsh __unused,
|
|
|
|
bus_size_t size __unused)
|
|
|
|
{
|
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
|
|
|
/* This macro finds the first "upstream" implementation of method `f' */
|
2002-03-23 20:27:32 +00:00
|
|
|
#define _BS_CALL(t,f) \
|
|
|
|
while (t->f == NULL) \
|
2003-01-06 19:43:10 +00:00
|
|
|
t = t->bst_parent; \
|
2001-11-09 20:05:53 +00:00
|
|
|
return (*(t)->f)
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_barrier(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
bus_size_t s, int f)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
2003-01-06 19:43:10 +00:00
|
|
|
_BS_CALL(t, bst_bus_barrier)(t, h, o, s, f);
|
2001-11-09 20:05:53 +00:00
|
|
|
}
|
|
|
|
|
2003-01-08 04:29:00 +00:00
|
|
|
static __inline int
|
|
|
|
bus_space_subregion(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
bus_size_t s, bus_space_handle_t *hp)
|
|
|
|
{
|
|
|
|
*hp = h + o;
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2001-11-09 20:05:53 +00:00
|
|
|
/* flags for bus space map functions */
|
|
|
|
#define BUS_SPACE_MAP_CACHEABLE 0x0001
|
|
|
|
#define BUS_SPACE_MAP_LINEAR 0x0002
|
|
|
|
#define BUS_SPACE_MAP_READONLY 0x0004
|
|
|
|
#define BUS_SPACE_MAP_PREFETCHABLE 0x0008
|
|
|
|
/* placeholders for bus functions... */
|
|
|
|
#define BUS_SPACE_MAP_BUS1 0x0100
|
|
|
|
#define BUS_SPACE_MAP_BUS2 0x0200
|
|
|
|
#define BUS_SPACE_MAP_BUS3 0x0400
|
|
|
|
#define BUS_SPACE_MAP_BUS4 0x0800
|
|
|
|
|
|
|
|
/* flags for bus_space_barrier() */
|
|
|
|
#define BUS_SPACE_BARRIER_READ 0x01 /* force read barrier */
|
|
|
|
#define BUS_SPACE_BARRIER_WRITE 0x02 /* force write barrier */
|
|
|
|
|
2002-02-13 15:51:57 +00:00
|
|
|
#ifdef BUS_SPACE_DEBUG
|
|
|
|
#define KTR_BUS KTR_CT2
|
|
|
|
#define BUS_HANDLE_MIN UPA_MEMSTART
|
|
|
|
#define __BUS_DEBUG_ACCESS(h, o, desc, sz) do { \
|
|
|
|
CTR4(KTR_BUS, "bus space: %s %d: handle %#lx, offset %#lx", \
|
|
|
|
(desc), (sz), (h), (o)); \
|
|
|
|
if ((h) + (o) < BUS_HANDLE_MIN) \
|
|
|
|
panic("bus space access at %#lx out of range", \
|
|
|
|
(h) + (o)); \
|
|
|
|
} while (0)
|
|
|
|
#else
|
|
|
|
#define __BUS_DEBUG_ACCESS(h, o, desc, sz)
|
|
|
|
#endif
|
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline uint8_t
|
|
|
|
bus_space_read_1(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
__BUS_DEBUG_ACCESS(h, o, "read", 1);
|
2003-01-06 19:43:10 +00:00
|
|
|
return (lduba_nc((caddr_t)(h + o), bus_type_asi[t->bst_type]));
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline uint16_t
|
|
|
|
bus_space_read_2(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
__BUS_DEBUG_ACCESS(h, o, "read", 2);
|
2003-01-06 19:43:10 +00:00
|
|
|
return (lduha_nc((caddr_t)(h + o), bus_type_asi[t->bst_type]));
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline uint32_t
|
|
|
|
bus_space_read_4(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
__BUS_DEBUG_ACCESS(h, o, "read", 4);
|
2003-01-06 19:43:10 +00:00
|
|
|
return (lduwa_nc((caddr_t)(h + o), bus_type_asi[t->bst_type]));
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline uint64_t
|
|
|
|
bus_space_read_8(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
__BUS_DEBUG_ACCESS(h, o, "read", 8);
|
2003-01-06 19:43:10 +00:00
|
|
|
return (ldxa_nc((caddr_t)(h + o), bus_type_asi[t->bst_type]));
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_multi_1(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint8_t *a, size_t c)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
while (c-- > 0)
|
|
|
|
*a++ = bus_space_read_1(t, h, o);
|
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_multi_2(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint16_t *a, size_t c)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
while (c-- > 0)
|
|
|
|
*a++ = bus_space_read_2(t, h, o);
|
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_multi_4(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint32_t *a, size_t c)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
while (c-- > 0)
|
|
|
|
*a++ = bus_space_read_4(t, h, o);
|
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_multi_8(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint64_t *a, size_t c)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
while (c-- > 0)
|
|
|
|
*a++ = bus_space_read_8(t, h, o);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_1(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint8_t v)
|
|
|
|
{
|
|
|
|
|
|
|
|
__BUS_DEBUG_ACCESS(h, o, "write", 1);
|
2003-01-06 19:43:10 +00:00
|
|
|
stba_nc((caddr_t)(h + o), bus_type_asi[t->bst_type], v);
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_2(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint16_t v)
|
|
|
|
{
|
|
|
|
|
|
|
|
__BUS_DEBUG_ACCESS(h, o, "write", 2);
|
2003-01-06 19:43:10 +00:00
|
|
|
stha_nc((caddr_t)(h + o), bus_type_asi[t->bst_type], v);
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_4(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint32_t v)
|
|
|
|
{
|
|
|
|
|
|
|
|
__BUS_DEBUG_ACCESS(h, o, "write", 4);
|
2003-01-06 19:43:10 +00:00
|
|
|
stwa_nc((caddr_t)(h + o), bus_type_asi[t->bst_type], v);
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_8(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint64_t v)
|
|
|
|
{
|
|
|
|
|
|
|
|
__BUS_DEBUG_ACCESS(h, o, "write", 8);
|
2003-01-06 19:43:10 +00:00
|
|
|
stxa_nc((caddr_t)(h + o), bus_type_asi[t->bst_type], v);
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_multi_1(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint8_t *a, size_t c)
|
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_1(t, h, o, *a++);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_multi_2(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint16_t *a, size_t c)
|
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_2(t, h, o, *a++);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_multi_4(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint32_t *a, size_t c)
|
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_4(t, h, o, *a++);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_multi_8(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint64_t *a, size_t c)
|
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_8(t, h, o, *a++);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_set_multi_1(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint8_t v, size_t c)
|
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_1(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_set_multi_2(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint16_t v, size_t c)
|
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_2(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_set_multi_4(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint32_t v, size_t c)
|
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_4(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_set_multi_8(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint64_t v, size_t c)
|
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_8(t, h, o, v);
|
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_region_1(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
u_int8_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o++)
|
|
|
|
*a = bus_space_read_1(t, h, o);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_region_2(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
u_int16_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o+=2)
|
|
|
|
*a = bus_space_read_2(t, h, o);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_region_4(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
u_int32_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o+=4)
|
|
|
|
*a = bus_space_read_4(t, h, o);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_region_8(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
u_int64_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o+=8)
|
|
|
|
*a = bus_space_read_8(t, h, o);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_write_region_1(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
const u_int8_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o++)
|
|
|
|
bus_space_write_1(t, h, o, *a);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_write_region_2(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
const u_int16_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o+=2)
|
|
|
|
bus_space_write_2(t, h, o, *a);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_write_region_4(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
const u_int32_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o+=4)
|
|
|
|
bus_space_write_4(t, h, o, *a);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_write_region_8(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
const u_int64_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o+=8)
|
|
|
|
bus_space_write_8(t, h, o, *a);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_set_region_1(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
const u_int8_t v, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o++)
|
|
|
|
bus_space_write_1(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_set_region_2(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
const u_int16_t v, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o+=2)
|
|
|
|
bus_space_write_2(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_set_region_4(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
const u_int32_t v, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o+=4)
|
|
|
|
bus_space_write_4(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_set_region_8(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
const u_int64_t v, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o+=8)
|
|
|
|
bus_space_write_8(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_copy_region_1(bus_space_tag_t t, bus_space_handle_t h1,
|
|
|
|
bus_size_t o1, bus_space_handle_t h2, bus_size_t o2, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o1++, o2++)
|
|
|
|
bus_space_write_1(t, h1, o1, bus_space_read_1(t, h2, o2));
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_copy_region_2(bus_space_tag_t t, bus_space_handle_t h1,
|
|
|
|
bus_size_t o1, bus_space_handle_t h2, bus_size_t o2, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o1+=2, o2+=2)
|
|
|
|
bus_space_write_2(t, h1, o1, bus_space_read_2(t, h2, o2));
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_copy_region_4(bus_space_tag_t t, bus_space_handle_t h1,
|
|
|
|
bus_size_t o1, bus_space_handle_t h2, bus_size_t o2, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o1+=4, o2+=4)
|
|
|
|
bus_space_write_4(t, h1, o1, bus_space_read_4(t, h2, o2));
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_copy_region_8(bus_space_tag_t t, bus_space_handle_t h1,
|
|
|
|
bus_size_t o1, bus_space_handle_t h2, bus_size_t o2, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o1+=8, o2+=8)
|
|
|
|
bus_space_write_8(t, h1, o1, bus_space_read_8(t, h2, o2));
|
|
|
|
}
|
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline uint8_t
|
|
|
|
bus_space_read_stream_1(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
__BUS_DEBUG_ACCESS(h, o, "read stream", 1);
|
2003-01-06 19:43:10 +00:00
|
|
|
return (lduba_nc((caddr_t)(h + o), bus_stream_asi[t->bst_type]));
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline uint16_t
|
|
|
|
bus_space_read_stream_2(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
__BUS_DEBUG_ACCESS(h, o, "read stream", 2);
|
2003-01-06 19:43:10 +00:00
|
|
|
return (lduha_nc((caddr_t)(h + o), bus_stream_asi[t->bst_type]));
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline uint32_t
|
|
|
|
bus_space_read_stream_4(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
__BUS_DEBUG_ACCESS(h, o, "read stream", 4);
|
2003-01-06 19:43:10 +00:00
|
|
|
return (lduwa_nc((caddr_t)(h + o), bus_stream_asi[t->bst_type]));
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline uint64_t
|
|
|
|
bus_space_read_stream_8(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
__BUS_DEBUG_ACCESS(h, o, "read stream", 8);
|
2003-01-06 19:43:10 +00:00
|
|
|
return (ldxa_nc((caddr_t)(h + o), bus_stream_asi[t->bst_type]));
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_multi_stream_1(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, uint8_t *a, size_t c)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
while (c-- > 0)
|
|
|
|
*a++ = bus_space_read_stream_1(t, h, o);
|
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_multi_stream_2(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, uint16_t *a, size_t c)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
while (c-- > 0)
|
|
|
|
*a++ = bus_space_read_stream_2(t, h, o);
|
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_multi_stream_4(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, uint32_t *a, size_t c)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
while (c-- > 0)
|
|
|
|
*a++ = bus_space_read_stream_4(t, h, o);
|
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_multi_stream_8(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, uint64_t *a, size_t c)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
while (c-- > 0)
|
|
|
|
*a++ = bus_space_read_stream_8(t, h, o);
|
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_write_stream_1(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint8_t v)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
__BUS_DEBUG_ACCESS(h, o, "write stream", 1);
|
2003-01-06 19:43:10 +00:00
|
|
|
stba_nc((caddr_t)(h + o), bus_stream_asi[t->bst_type], v);
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_write_stream_2(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint16_t v)
|
|
|
|
{
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-10-01 16:32:09 +00:00
|
|
|
__BUS_DEBUG_ACCESS(h, o, "write stream", 2);
|
2003-01-06 19:43:10 +00:00
|
|
|
stha_nc((caddr_t)(h + o), bus_stream_asi[t->bst_type], v);
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_stream_4(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint32_t v)
|
|
|
|
{
|
|
|
|
|
|
|
|
__BUS_DEBUG_ACCESS(h, o, "write stream", 4);
|
2003-01-06 19:43:10 +00:00
|
|
|
stwa_nc((caddr_t)(h + o), bus_stream_asi[t->bst_type], v);
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_stream_8(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
uint64_t v)
|
|
|
|
{
|
|
|
|
|
|
|
|
__BUS_DEBUG_ACCESS(h, o, "write stream", 8);
|
2003-01-06 19:43:10 +00:00
|
|
|
stxa_nc((caddr_t)(h + o), bus_stream_asi[t->bst_type], v);
|
2002-10-01 16:32:09 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_multi_stream_1(bus_space_tag_t t, bus_space_handle_t h,
|
2003-02-24 00:11:15 +00:00
|
|
|
bus_size_t o, const uint8_t *a, size_t c)
|
2002-10-01 16:32:09 +00:00
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_stream_1(t, h, o, *a++);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_multi_stream_2(bus_space_tag_t t, bus_space_handle_t h,
|
2003-02-23 20:42:32 +00:00
|
|
|
bus_size_t o, const uint16_t *a, size_t c)
|
2002-10-01 16:32:09 +00:00
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_stream_2(t, h, o, *a++);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_multi_stream_4(bus_space_tag_t t, bus_space_handle_t h,
|
2003-02-24 00:11:15 +00:00
|
|
|
bus_size_t o, const uint32_t *a, size_t c)
|
2002-10-01 16:32:09 +00:00
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_stream_4(t, h, o, *a++);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_write_multi_stream_8(bus_space_tag_t t, bus_space_handle_t h,
|
2003-02-24 00:11:15 +00:00
|
|
|
bus_size_t o, const uint64_t *a, size_t c)
|
2002-10-01 16:32:09 +00:00
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_stream_8(t, h, o, *a++);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_set_multi_stream_1(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, uint8_t v, size_t c)
|
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_stream_1(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_set_multi_stream_2(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, uint16_t v, size_t c)
|
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_stream_2(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_set_multi_stream_4(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, uint32_t v, size_t c)
|
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_stream_4(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
bus_space_set_multi_stream_8(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, uint64_t v, size_t c)
|
|
|
|
{
|
|
|
|
|
|
|
|
while (c-- > 0)
|
|
|
|
bus_space_write_stream_8(t, h, o, v);
|
|
|
|
}
|
2001-11-09 20:05:53 +00:00
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_region_stream_1(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, u_int8_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o++)
|
|
|
|
*a = bus_space_read_stream_1(t, h, o);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_region_stream_2(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, u_int16_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o+=2)
|
|
|
|
*a = bus_space_read_stream_2(t, h, o);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_region_stream_4(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, u_int32_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o+=4)
|
|
|
|
*a = bus_space_read_stream_4(t, h, o);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_read_region_stream_8(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, u_int64_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o+=8)
|
|
|
|
*a = bus_space_read_stream_8(t, h, o);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_write_region_stream_1(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, const u_int8_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o++)
|
|
|
|
bus_space_write_stream_1(t, h, o, *a);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_write_region_stream_2(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, const u_int16_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o+=2)
|
|
|
|
bus_space_write_stream_2(t, h, o, *a);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_write_region_stream_4(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, const u_int32_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o+=4)
|
|
|
|
bus_space_write_stream_4(t, h, o, *a);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_write_region_stream_8(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, const u_int64_t *a, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; a++, c--, o+=8)
|
|
|
|
bus_space_write_stream_8(t, h, o, *a);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_set_region_stream_1(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, const u_int8_t v, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o++)
|
|
|
|
bus_space_write_stream_1(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_set_region_stream_2(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, const u_int16_t v, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o+=2)
|
|
|
|
bus_space_write_stream_2(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_set_region_stream_4(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, const u_int32_t v, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o+=4)
|
|
|
|
bus_space_write_stream_4(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_set_region_stream_8(bus_space_tag_t t, bus_space_handle_t h,
|
|
|
|
bus_size_t o, const u_int64_t v, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o+=8)
|
|
|
|
bus_space_write_stream_8(t, h, o, v);
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_copy_region_stream_1(bus_space_tag_t t, bus_space_handle_t h1,
|
|
|
|
bus_size_t o1, bus_space_handle_t h2, bus_size_t o2, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o1++, o2++)
|
|
|
|
bus_space_write_stream_1(t, h1, o1, bus_space_read_stream_1(t, h2,
|
|
|
|
o2));
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_copy_region_stream_2(bus_space_tag_t t, bus_space_handle_t h1,
|
|
|
|
bus_size_t o1, bus_space_handle_t h2, bus_size_t o2, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o1+=2, o2+=2)
|
|
|
|
bus_space_write_stream_2(t, h1, o1, bus_space_read_stream_2(t, h2,
|
|
|
|
o2));
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_copy_region_stream_4(bus_space_tag_t t, bus_space_handle_t h1,
|
|
|
|
bus_size_t o1, bus_space_handle_t h2, bus_size_t o2, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o1+=4, o2+=4)
|
|
|
|
bus_space_write_stream_4(t, h1, o1, bus_space_read_stream_4(t, h2,
|
|
|
|
o2));
|
|
|
|
}
|
|
|
|
|
2002-03-23 20:27:32 +00:00
|
|
|
static __inline void
|
|
|
|
bus_space_copy_region_stream_8(bus_space_tag_t t, bus_space_handle_t h1,
|
|
|
|
bus_size_t o1, bus_space_handle_t h2, bus_size_t o2, bus_size_t c)
|
2001-11-09 20:05:53 +00:00
|
|
|
{
|
|
|
|
for (; c; c--, o1+=8, o2+=8)
|
|
|
|
bus_space_write_stream_8(t, h1, o1, bus_space_read_8(t, h2, o2));
|
|
|
|
}
|
|
|
|
|
2003-06-22 01:26:08 +00:00
|
|
|
static __inline int
|
|
|
|
bus_space_peek_1(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
u_int8_t *a)
|
|
|
|
{
|
|
|
|
|
|
|
|
__BUS_DEBUG_ACCESS(h, o, "peek", 1);
|
|
|
|
return (fasword8(bus_type_asi[t->bst_type], (caddr_t)(h + o), a));
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline int
|
|
|
|
bus_space_peek_2(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
u_int16_t *a)
|
|
|
|
{
|
|
|
|
|
|
|
|
__BUS_DEBUG_ACCESS(h, o, "peek", 2);
|
|
|
|
return (fasword16(bus_type_asi[t->bst_type], (caddr_t)(h + o), a));
|
|
|
|
}
|
|
|
|
|
|
|
|
static __inline int
|
|
|
|
bus_space_peek_4(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
|
|
|
|
u_int32_t *a)
|
|
|
|
{
|
|
|
|
|
|
|
|
__BUS_DEBUG_ACCESS(h, o, "peek", 4);
|
|
|
|
return (fasword32(bus_type_asi[t->bst_type], (caddr_t)(h + o), a));
|
|
|
|
}
|
|
|
|
|
2001-11-09 20:05:53 +00:00
|
|
|
/* Back-compat functions for old ISA drivers */
|
|
|
|
extern bus_space_tag_t isa_io_bt;
|
|
|
|
extern bus_space_handle_t isa_io_hdl;
|
|
|
|
extern bus_space_tag_t isa_mem_bt;
|
|
|
|
extern bus_space_handle_t isa_mem_hdl;
|
|
|
|
|
|
|
|
#define inb(o) bus_space_read_1(isa_io_bt, isa_io_hdl, o)
|
|
|
|
#define inw(o) bus_space_read_2(isa_io_bt, isa_io_hdl, o)
|
|
|
|
#define inl(o) bus_space_read_4(isa_io_bt, isa_io_hdl, o)
|
2002-02-13 15:51:57 +00:00
|
|
|
#define outb(o, v) bus_space_write_1(isa_io_bt, isa_io_hdl, o, v)
|
2001-11-09 20:05:53 +00:00
|
|
|
#define outw(o, v) bus_space_write_2(isa_io_bt, isa_io_hdl, o, v)
|
|
|
|
#define outl(o, v) bus_space_write_4(isa_io_bt, isa_io_hdl, o, v)
|
|
|
|
|
|
|
|
#define readb(o) bus_space_read_1(isa_mem_bt, isa_mem_hdl, o)
|
|
|
|
#define readw(o) bus_space_read_2(isa_mem_bt, isa_mem_hdl, o)
|
|
|
|
#define readl(o) bus_space_read_4(isa_mem_bt, isa_mem_hdl, o)
|
|
|
|
#define writeb(o, v) bus_space_write_1(isa_mem_bt, isa_mem_hdl, o, v)
|
|
|
|
#define writew(o, v) bus_space_write_2(isa_mem_bt, isa_mem_hdl, o, v)
|
|
|
|
#define writel(o, v) bus_space_write_4(isa_mem_bt, isa_mem_hdl, o, v)
|
|
|
|
|
|
|
|
#define insb(o, a, c) \
|
|
|
|
bus_space_read_multi_1(isa_io_bt, isa_io_hdl, o, (void*)a, c)
|
|
|
|
#define insw(o, a, c) \
|
|
|
|
bus_space_read_multi_2(isa_io_bt, isa_io_hdl, o, (void*)a, c)
|
|
|
|
#define insl(o, a, c) \
|
|
|
|
bus_space_read_multi_4(isa_io_bt, isa_io_hdl, o, (void*)a, c)
|
|
|
|
#define outsb(o, a, c) \
|
|
|
|
bus_space_write_multi_1(isa_io_bt, isa_io_hdl, o, (void*)a, c)
|
|
|
|
#define outsw(o, a, c) \
|
|
|
|
bus_space_write_multi_2(isa_io_bt, isa_io_hdl, o, (void*)a, c)
|
|
|
|
#define outsl(o, a, c) \
|
|
|
|
bus_space_write_multi_4(isa_io_bt, isa_io_hdl, o, (void*)a, c)
|
|
|
|
|
|
|
|
#define memcpy_fromio(d, s, c) \
|
|
|
|
bus_space_read_region_1(isa_mem_bt, isa_mem_hdl, s, d, c)
|
|
|
|
#define memcpy_toio(d, s, c) \
|
|
|
|
bus_space_write_region_1(isa_mem_bt, isa_mem_hdl, d, s, c)
|
|
|
|
#define memcpy_io(d, s, c) \
|
|
|
|
bus_space_copy_region_1(isa_mem_bt, isa_mem_hdl, s, isa_mem_hdl, d, c)
|
|
|
|
#define memset_io(d, v, c) \
|
|
|
|
bus_space_set_region_1(isa_mem_bt, isa_mem_hdl, d, v, c)
|
|
|
|
#define memsetw_io(d, v, c) \
|
|
|
|
bus_space_set_region_2(isa_mem_bt, isa_mem_hdl, d, v, c)
|
|
|
|
|
|
|
|
static __inline void
|
|
|
|
memsetw(void *d, int val, size_t size)
|
|
|
|
{
|
|
|
|
u_int16_t *sp = d;
|
|
|
|
|
|
|
|
while (size--)
|
|
|
|
*sp++ = val;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* DMA support */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Flags used in various bus DMA methods.
|
|
|
|
*/
|
|
|
|
#define BUS_DMA_WAITOK 0x000 /* safe to sleep (pseudo-flag) */
|
|
|
|
#define BUS_DMA_NOWAIT 0x001 /* not safe to sleep */
|
|
|
|
#define BUS_DMA_ALLOCNOW 0x002 /* perform resource allocation now */
|
2003-05-30 20:40:33 +00:00
|
|
|
#define BUS_DMA_COHERENT 0x004 /* hint: map memory in a coherent way */
|
2003-07-27 13:52:10 +00:00
|
|
|
#define BUS_DMA_ZERO 0x008 /* allocate zero'ed memory */
|
2002-02-13 15:51:57 +00:00
|
|
|
#define BUS_DMA_BUS1 0x010
|
2001-11-09 20:05:53 +00:00
|
|
|
#define BUS_DMA_BUS2 0x020
|
|
|
|
#define BUS_DMA_BUS3 0x040
|
|
|
|
#define BUS_DMA_BUS4 0x080
|
|
|
|
|
Lock down the IOMMU bus_dma implementation to make it safe to use
without Giant held.
A quick outline of the locking strategy:
Since all IOMMUs are synchronized, there is a single lock, iommu_mtx,
which protects the hardware registers (where needed) and the global and
per-IOMMU software states. As soon as the IOMMUs are divorced, each struct
iommu_state will have its own mutex (and the remaining global state
will be moved into the struct).
The dvma rman has its own internal mutex; the TSB slots may only be
accessed by the owner of the corresponding resource, so neither needs
extra protection.
Since there is a second access path to maps via LRU queues, the consumer-
provided locking is not sufficient; therefore, each map which is on a
queue is additionally protected by iommu_mtx (in part, there is one
member which only the map owner may access). Each map on a queue may
be accessed and removed from or repositioned in a queue in any context as
long as the lock is held; only the owner may insert a map.
To reduce lock contention, some bus_dma functions remove the map from
the queue temporarily (on behalf of the map owner) for some operations and
reinsert it when they are done. Shorter operations and operations which are
not done on behalf of the lock owner are completely covered by the lock.
To facilitate the locking, reorganize the streaming buffer handling;
while being there, fix an old oversight which would cause the streaming
buffer to always be flushed, regardless of whether streaming was enabled
in the TSB entry. The streaming buffer is still disabled for now, since
there are a number of drivers which lack critical bus_dmamp_sync() calls.
Additional testing by: jake
2003-07-10 23:27:35 +00:00
|
|
|
/* The following two flags are non-standard. */
|
|
|
|
#define BUS_DMA_NOWRITE 0x100
|
|
|
|
#define BUS_DMA_NOCACHE 0x200
|
2001-11-09 20:05:53 +00:00
|
|
|
|
|
|
|
/* Forwards needed by prototypes below. */
|
|
|
|
struct mbuf;
|
|
|
|
struct uio;
|
|
|
|
|
2003-05-27 04:59:59 +00:00
|
|
|
typedef int bus_dmasync_op_t;
|
2003-04-10 23:03:33 +00:00
|
|
|
#define BUS_DMASYNC_PREREAD 1
|
|
|
|
#define BUS_DMASYNC_POSTREAD 2
|
|
|
|
#define BUS_DMASYNC_PREWRITE 4
|
|
|
|
#define BUS_DMASYNC_POSTWRITE 8
|
2001-11-09 20:05:53 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* A function that returns 1 if the address cannot be accessed by
|
|
|
|
* a device and 0 if it can be.
|
|
|
|
*/
|
|
|
|
typedef int bus_dma_filter_t(void *, bus_addr_t);
|
|
|
|
|
|
|
|
typedef struct bus_dma_tag *bus_dma_tag_t;
|
|
|
|
typedef struct bus_dmamap *bus_dmamap_t;
|
|
|
|
|
|
|
|
struct bus_dma_segment {
|
|
|
|
bus_addr_t ds_addr; /* DVMA address */
|
|
|
|
bus_size_t ds_len; /* length of transfer */
|
|
|
|
};
|
|
|
|
typedef struct bus_dma_segment bus_dma_segment_t;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* A function that processes a successfully loaded dma map or an error
|
|
|
|
* from a delayed load map.
|
|
|
|
*/
|
|
|
|
typedef void bus_dmamap_callback_t(void *, bus_dma_segment_t *, int, int);
|
|
|
|
|
2002-10-04 20:40:39 +00:00
|
|
|
/*
|
|
|
|
* Like bus_dmamap_callback but includes map size in bytes. This is
|
|
|
|
* defined as a separate interface to maintain compatiiblity for users
|
|
|
|
* of bus_dmamap_callback_t--at some point these interfaces should be merged.
|
|
|
|
*/
|
|
|
|
typedef void bus_dmamap_callback2_t(void *, bus_dma_segment_t *, int, bus_size_t, int);
|
|
|
|
|
2003-07-01 15:52:06 +00:00
|
|
|
/*
|
|
|
|
* A function that performs driver-specific syncronization on behalf of
|
|
|
|
* busdma.
|
|
|
|
*/
|
|
|
|
typedef enum {
|
|
|
|
BUS_DMA_LOCK = 0x01,
|
|
|
|
BUS_DMA_UNLOCK = 0x02,
|
|
|
|
} bus_dma_lock_op_t;
|
|
|
|
|
|
|
|
typedef void bus_dma_lock_t(void *, bus_dma_lock_op_t);
|
|
|
|
|
2001-11-09 20:05:53 +00:00
|
|
|
/*
|
Further cleanup of the sparc64 busdma implementation:
- Move prototypes for sparc64-specific helper functions from bus.h to
bus_private.h
- Move the method pointers from struct bus_dma_tag into a separate
structure; this saves some memory, and allows to use a single method
table for each busdma backend, so that the bus drivers need no longer
be changed if the methods tables need to be modified.
- Remove the hierarchical tag method lookup. It was never really useful,
since the layering is fixed, and the current implementations do not
need to call into parent implementations anyway. Each tag inherits
its method table pointer and cookie from the parent (or the root tag)
now, and the method wrapper macros directly use the method table
of the tag.
- Add a method table to the non-IOMMU backend, remove unnecessary
prototypes, remove the extra parent tag argument.
- Rename sparc64_dmamem_alloc_map() and sparc64_dmamem_free_map() to
sparc64_dma_alloc_map() and sparc64_dma_free_map(), move them to a
better place and use them for all map allocations and deallocations.
- Add a method table to the iommu backend, and staticize functions,
remove the extra parent tag argument.
- Change the psycho and sbus drivers to just set cookie and method table
in the root tag.
- Miscellaneous small fixes.
2003-06-18 16:41:36 +00:00
|
|
|
* Method table for a bus_dma_tag.
|
|
|
|
*/
|
|
|
|
struct bus_dma_methods {
|
|
|
|
int (*dm_dmamap_create)(bus_dma_tag_t, int, bus_dmamap_t *);
|
|
|
|
int (*dm_dmamap_destroy)(bus_dma_tag_t, bus_dmamap_t);
|
|
|
|
int (*dm_dmamap_load)(bus_dma_tag_t, bus_dmamap_t, void *,
|
|
|
|
bus_size_t, bus_dmamap_callback_t *, void *, int);
|
|
|
|
int (*dm_dmamap_load_mbuf)(bus_dma_tag_t, bus_dmamap_t,
|
|
|
|
struct mbuf *, bus_dmamap_callback2_t *, void *, int);
|
2005-01-15 09:20:47 +00:00
|
|
|
int (*dm_dmamap_load_mbuf_sg)(bus_dma_tag_t, bus_dmamap_t,
|
|
|
|
struct mbuf *, bus_dma_segment_t *segs, int *nsegs, int);
|
Further cleanup of the sparc64 busdma implementation:
- Move prototypes for sparc64-specific helper functions from bus.h to
bus_private.h
- Move the method pointers from struct bus_dma_tag into a separate
structure; this saves some memory, and allows to use a single method
table for each busdma backend, so that the bus drivers need no longer
be changed if the methods tables need to be modified.
- Remove the hierarchical tag method lookup. It was never really useful,
since the layering is fixed, and the current implementations do not
need to call into parent implementations anyway. Each tag inherits
its method table pointer and cookie from the parent (or the root tag)
now, and the method wrapper macros directly use the method table
of the tag.
- Add a method table to the non-IOMMU backend, remove unnecessary
prototypes, remove the extra parent tag argument.
- Rename sparc64_dmamem_alloc_map() and sparc64_dmamem_free_map() to
sparc64_dma_alloc_map() and sparc64_dma_free_map(), move them to a
better place and use them for all map allocations and deallocations.
- Add a method table to the iommu backend, and staticize functions,
remove the extra parent tag argument.
- Change the psycho and sbus drivers to just set cookie and method table
in the root tag.
- Miscellaneous small fixes.
2003-06-18 16:41:36 +00:00
|
|
|
int (*dm_dmamap_load_uio)(bus_dma_tag_t, bus_dmamap_t, struct uio *,
|
|
|
|
bus_dmamap_callback2_t *, void *, int);
|
|
|
|
void (*dm_dmamap_unload)(bus_dma_tag_t, bus_dmamap_t);
|
|
|
|
void (*dm_dmamap_sync)(bus_dma_tag_t, bus_dmamap_t,
|
|
|
|
bus_dmasync_op_t);
|
|
|
|
int (*dm_dmamem_alloc)(bus_dma_tag_t, void **, int, bus_dmamap_t *);
|
|
|
|
void (*dm_dmamem_free)(bus_dma_tag_t, void *, bus_dmamap_t);
|
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* bus_dma_tag_t
|
2001-11-09 20:05:53 +00:00
|
|
|
*
|
Further cleanup of the sparc64 busdma implementation:
- Move prototypes for sparc64-specific helper functions from bus.h to
bus_private.h
- Move the method pointers from struct bus_dma_tag into a separate
structure; this saves some memory, and allows to use a single method
table for each busdma backend, so that the bus drivers need no longer
be changed if the methods tables need to be modified.
- Remove the hierarchical tag method lookup. It was never really useful,
since the layering is fixed, and the current implementations do not
need to call into parent implementations anyway. Each tag inherits
its method table pointer and cookie from the parent (or the root tag)
now, and the method wrapper macros directly use the method table
of the tag.
- Add a method table to the non-IOMMU backend, remove unnecessary
prototypes, remove the extra parent tag argument.
- Rename sparc64_dmamem_alloc_map() and sparc64_dmamem_free_map() to
sparc64_dma_alloc_map() and sparc64_dma_free_map(), move them to a
better place and use them for all map allocations and deallocations.
- Add a method table to the iommu backend, and staticize functions,
remove the extra parent tag argument.
- Change the psycho and sbus drivers to just set cookie and method table
in the root tag.
- Miscellaneous small fixes.
2003-06-18 16:41:36 +00:00
|
|
|
* A machine-dependent opaque type describing the implementation of
|
|
|
|
* DMA for a given bus.
|
2001-11-09 20:05:53 +00:00
|
|
|
*/
|
|
|
|
struct bus_dma_tag {
|
2003-01-06 19:43:10 +00:00
|
|
|
void *dt_cookie; /* cookie used in the guts */
|
|
|
|
bus_dma_tag_t dt_parent;
|
|
|
|
bus_size_t dt_alignment;
|
|
|
|
bus_size_t dt_boundary;
|
|
|
|
bus_addr_t dt_lowaddr;
|
|
|
|
bus_addr_t dt_highaddr;
|
|
|
|
bus_dma_filter_t *dt_filter;
|
|
|
|
void *dt_filterarg;
|
|
|
|
bus_size_t dt_maxsize;
|
|
|
|
int dt_nsegments;
|
|
|
|
bus_size_t dt_maxsegsz;
|
|
|
|
int dt_flags;
|
|
|
|
int dt_ref_count;
|
|
|
|
int dt_map_count;
|
2003-07-01 15:52:06 +00:00
|
|
|
bus_dma_lock_t *dt_lockfunc;
|
|
|
|
void * *dt_lockfuncarg;
|
2004-06-28 03:49:13 +00:00
|
|
|
bus_dma_segment_t *dt_segments;
|
2001-11-09 20:05:53 +00:00
|
|
|
|
Further cleanup of the sparc64 busdma implementation:
- Move prototypes for sparc64-specific helper functions from bus.h to
bus_private.h
- Move the method pointers from struct bus_dma_tag into a separate
structure; this saves some memory, and allows to use a single method
table for each busdma backend, so that the bus drivers need no longer
be changed if the methods tables need to be modified.
- Remove the hierarchical tag method lookup. It was never really useful,
since the layering is fixed, and the current implementations do not
need to call into parent implementations anyway. Each tag inherits
its method table pointer and cookie from the parent (or the root tag)
now, and the method wrapper macros directly use the method table
of the tag.
- Add a method table to the non-IOMMU backend, remove unnecessary
prototypes, remove the extra parent tag argument.
- Rename sparc64_dmamem_alloc_map() and sparc64_dmamem_free_map() to
sparc64_dma_alloc_map() and sparc64_dma_free_map(), move them to a
better place and use them for all map allocations and deallocations.
- Add a method table to the iommu backend, and staticize functions,
remove the extra parent tag argument.
- Change the psycho and sbus drivers to just set cookie and method table
in the root tag.
- Miscellaneous small fixes.
2003-06-18 16:41:36 +00:00
|
|
|
struct bus_dma_methods *dt_mt;
|
2001-11-09 20:05:53 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
int bus_dma_tag_create(bus_dma_tag_t, bus_size_t, bus_size_t, bus_addr_t,
|
2002-03-23 20:27:32 +00:00
|
|
|
bus_addr_t, bus_dma_filter_t *, void *, bus_size_t, int, bus_size_t,
|
2003-07-01 15:52:06 +00:00
|
|
|
int, bus_dma_lock_t *, void *, bus_dma_tag_t *);
|
2001-11-09 20:05:53 +00:00
|
|
|
|
|
|
|
int bus_dma_tag_destroy(bus_dma_tag_t);
|
|
|
|
|
|
|
|
#define bus_dmamap_create(t, f, p) \
|
Further cleanup of the sparc64 busdma implementation:
- Move prototypes for sparc64-specific helper functions from bus.h to
bus_private.h
- Move the method pointers from struct bus_dma_tag into a separate
structure; this saves some memory, and allows to use a single method
table for each busdma backend, so that the bus drivers need no longer
be changed if the methods tables need to be modified.
- Remove the hierarchical tag method lookup. It was never really useful,
since the layering is fixed, and the current implementations do not
need to call into parent implementations anyway. Each tag inherits
its method table pointer and cookie from the parent (or the root tag)
now, and the method wrapper macros directly use the method table
of the tag.
- Add a method table to the non-IOMMU backend, remove unnecessary
prototypes, remove the extra parent tag argument.
- Rename sparc64_dmamem_alloc_map() and sparc64_dmamem_free_map() to
sparc64_dma_alloc_map() and sparc64_dma_free_map(), move them to a
better place and use them for all map allocations and deallocations.
- Add a method table to the iommu backend, and staticize functions,
remove the extra parent tag argument.
- Change the psycho and sbus drivers to just set cookie and method table
in the root tag.
- Miscellaneous small fixes.
2003-06-18 16:41:36 +00:00
|
|
|
((t)->dt_mt->dm_dmamap_create((t), (f), (p)))
|
2001-11-09 20:05:53 +00:00
|
|
|
#define bus_dmamap_destroy(t, p) \
|
Further cleanup of the sparc64 busdma implementation:
- Move prototypes for sparc64-specific helper functions from bus.h to
bus_private.h
- Move the method pointers from struct bus_dma_tag into a separate
structure; this saves some memory, and allows to use a single method
table for each busdma backend, so that the bus drivers need no longer
be changed if the methods tables need to be modified.
- Remove the hierarchical tag method lookup. It was never really useful,
since the layering is fixed, and the current implementations do not
need to call into parent implementations anyway. Each tag inherits
its method table pointer and cookie from the parent (or the root tag)
now, and the method wrapper macros directly use the method table
of the tag.
- Add a method table to the non-IOMMU backend, remove unnecessary
prototypes, remove the extra parent tag argument.
- Rename sparc64_dmamem_alloc_map() and sparc64_dmamem_free_map() to
sparc64_dma_alloc_map() and sparc64_dma_free_map(), move them to a
better place and use them for all map allocations and deallocations.
- Add a method table to the iommu backend, and staticize functions,
remove the extra parent tag argument.
- Change the psycho and sbus drivers to just set cookie and method table
in the root tag.
- Miscellaneous small fixes.
2003-06-18 16:41:36 +00:00
|
|
|
((t)->dt_mt->dm_dmamap_destroy((t), (p)))
|
2001-11-09 20:05:53 +00:00
|
|
|
#define bus_dmamap_load(t, m, p, s, cb, cba, f) \
|
Further cleanup of the sparc64 busdma implementation:
- Move prototypes for sparc64-specific helper functions from bus.h to
bus_private.h
- Move the method pointers from struct bus_dma_tag into a separate
structure; this saves some memory, and allows to use a single method
table for each busdma backend, so that the bus drivers need no longer
be changed if the methods tables need to be modified.
- Remove the hierarchical tag method lookup. It was never really useful,
since the layering is fixed, and the current implementations do not
need to call into parent implementations anyway. Each tag inherits
its method table pointer and cookie from the parent (or the root tag)
now, and the method wrapper macros directly use the method table
of the tag.
- Add a method table to the non-IOMMU backend, remove unnecessary
prototypes, remove the extra parent tag argument.
- Rename sparc64_dmamem_alloc_map() and sparc64_dmamem_free_map() to
sparc64_dma_alloc_map() and sparc64_dma_free_map(), move them to a
better place and use them for all map allocations and deallocations.
- Add a method table to the iommu backend, and staticize functions,
remove the extra parent tag argument.
- Change the psycho and sbus drivers to just set cookie and method table
in the root tag.
- Miscellaneous small fixes.
2003-06-18 16:41:36 +00:00
|
|
|
((t)->dt_mt->dm_dmamap_load((t), (m), (p), (s), (cb), (cba), (f)))
|
|
|
|
#define bus_dmamap_load_mbuf(t, m, mb, cb, cba, f) \
|
|
|
|
((t)->dt_mt->dm_dmamap_load_mbuf((t), (m), (mb), (cb), (cba), (f)))
|
2005-01-15 09:20:47 +00:00
|
|
|
#define bus_dmamap_load_mbuf_sg(t, m, mb, segs, nsegs, f) \
|
|
|
|
((t)->dt_mt->dm_dmamap_load_mbuf_sg((t), (m), (mb), (segs), (nsegs), (f)))
|
Further cleanup of the sparc64 busdma implementation:
- Move prototypes for sparc64-specific helper functions from bus.h to
bus_private.h
- Move the method pointers from struct bus_dma_tag into a separate
structure; this saves some memory, and allows to use a single method
table for each busdma backend, so that the bus drivers need no longer
be changed if the methods tables need to be modified.
- Remove the hierarchical tag method lookup. It was never really useful,
since the layering is fixed, and the current implementations do not
need to call into parent implementations anyway. Each tag inherits
its method table pointer and cookie from the parent (or the root tag)
now, and the method wrapper macros directly use the method table
of the tag.
- Add a method table to the non-IOMMU backend, remove unnecessary
prototypes, remove the extra parent tag argument.
- Rename sparc64_dmamem_alloc_map() and sparc64_dmamem_free_map() to
sparc64_dma_alloc_map() and sparc64_dma_free_map(), move them to a
better place and use them for all map allocations and deallocations.
- Add a method table to the iommu backend, and staticize functions,
remove the extra parent tag argument.
- Change the psycho and sbus drivers to just set cookie and method table
in the root tag.
- Miscellaneous small fixes.
2003-06-18 16:41:36 +00:00
|
|
|
#define bus_dmamap_load_uio(t, m, ui, cb, cba, f) \
|
|
|
|
((t)->dt_mt->dm_dmamap_load_uio((t), (m), (ui), (cb), (cba), (f)))
|
2001-11-09 20:05:53 +00:00
|
|
|
#define bus_dmamap_unload(t, p) \
|
Further cleanup of the sparc64 busdma implementation:
- Move prototypes for sparc64-specific helper functions from bus.h to
bus_private.h
- Move the method pointers from struct bus_dma_tag into a separate
structure; this saves some memory, and allows to use a single method
table for each busdma backend, so that the bus drivers need no longer
be changed if the methods tables need to be modified.
- Remove the hierarchical tag method lookup. It was never really useful,
since the layering is fixed, and the current implementations do not
need to call into parent implementations anyway. Each tag inherits
its method table pointer and cookie from the parent (or the root tag)
now, and the method wrapper macros directly use the method table
of the tag.
- Add a method table to the non-IOMMU backend, remove unnecessary
prototypes, remove the extra parent tag argument.
- Rename sparc64_dmamem_alloc_map() and sparc64_dmamem_free_map() to
sparc64_dma_alloc_map() and sparc64_dma_free_map(), move them to a
better place and use them for all map allocations and deallocations.
- Add a method table to the iommu backend, and staticize functions,
remove the extra parent tag argument.
- Change the psycho and sbus drivers to just set cookie and method table
in the root tag.
- Miscellaneous small fixes.
2003-06-18 16:41:36 +00:00
|
|
|
((t)->dt_mt->dm_dmamap_unload((t), (p)))
|
2001-11-09 20:05:53 +00:00
|
|
|
#define bus_dmamap_sync(t, m, op) \
|
Further cleanup of the sparc64 busdma implementation:
- Move prototypes for sparc64-specific helper functions from bus.h to
bus_private.h
- Move the method pointers from struct bus_dma_tag into a separate
structure; this saves some memory, and allows to use a single method
table for each busdma backend, so that the bus drivers need no longer
be changed if the methods tables need to be modified.
- Remove the hierarchical tag method lookup. It was never really useful,
since the layering is fixed, and the current implementations do not
need to call into parent implementations anyway. Each tag inherits
its method table pointer and cookie from the parent (or the root tag)
now, and the method wrapper macros directly use the method table
of the tag.
- Add a method table to the non-IOMMU backend, remove unnecessary
prototypes, remove the extra parent tag argument.
- Rename sparc64_dmamem_alloc_map() and sparc64_dmamem_free_map() to
sparc64_dma_alloc_map() and sparc64_dma_free_map(), move them to a
better place and use them for all map allocations and deallocations.
- Add a method table to the iommu backend, and staticize functions,
remove the extra parent tag argument.
- Change the psycho and sbus drivers to just set cookie and method table
in the root tag.
- Miscellaneous small fixes.
2003-06-18 16:41:36 +00:00
|
|
|
((t)->dt_mt->dm_dmamap_sync((t), (m), (op)))
|
2001-11-09 20:05:53 +00:00
|
|
|
#define bus_dmamem_alloc(t, v, f, m) \
|
Further cleanup of the sparc64 busdma implementation:
- Move prototypes for sparc64-specific helper functions from bus.h to
bus_private.h
- Move the method pointers from struct bus_dma_tag into a separate
structure; this saves some memory, and allows to use a single method
table for each busdma backend, so that the bus drivers need no longer
be changed if the methods tables need to be modified.
- Remove the hierarchical tag method lookup. It was never really useful,
since the layering is fixed, and the current implementations do not
need to call into parent implementations anyway. Each tag inherits
its method table pointer and cookie from the parent (or the root tag)
now, and the method wrapper macros directly use the method table
of the tag.
- Add a method table to the non-IOMMU backend, remove unnecessary
prototypes, remove the extra parent tag argument.
- Rename sparc64_dmamem_alloc_map() and sparc64_dmamem_free_map() to
sparc64_dma_alloc_map() and sparc64_dma_free_map(), move them to a
better place and use them for all map allocations and deallocations.
- Add a method table to the iommu backend, and staticize functions,
remove the extra parent tag argument.
- Change the psycho and sbus drivers to just set cookie and method table
in the root tag.
- Miscellaneous small fixes.
2003-06-18 16:41:36 +00:00
|
|
|
((t)->dt_mt->dm_dmamem_alloc((t), (v), (f), (m)))
|
2001-11-09 20:05:53 +00:00
|
|
|
#define bus_dmamem_free(t, v, m) \
|
Further cleanup of the sparc64 busdma implementation:
- Move prototypes for sparc64-specific helper functions from bus.h to
bus_private.h
- Move the method pointers from struct bus_dma_tag into a separate
structure; this saves some memory, and allows to use a single method
table for each busdma backend, so that the bus drivers need no longer
be changed if the methods tables need to be modified.
- Remove the hierarchical tag method lookup. It was never really useful,
since the layering is fixed, and the current implementations do not
need to call into parent implementations anyway. Each tag inherits
its method table pointer and cookie from the parent (or the root tag)
now, and the method wrapper macros directly use the method table
of the tag.
- Add a method table to the non-IOMMU backend, remove unnecessary
prototypes, remove the extra parent tag argument.
- Rename sparc64_dmamem_alloc_map() and sparc64_dmamem_free_map() to
sparc64_dma_alloc_map() and sparc64_dma_free_map(), move them to a
better place and use them for all map allocations and deallocations.
- Add a method table to the iommu backend, and staticize functions,
remove the extra parent tag argument.
- Change the psycho and sbus drivers to just set cookie and method table
in the root tag.
- Miscellaneous small fixes.
2003-06-18 16:41:36 +00:00
|
|
|
((t)->dt_mt->dm_dmamem_free((t), (v), (m)))
|
Add skeleton machine dependent headers and c files for a port of freebsd
to a new architecture. This is the base of the sparc64 port, but contains
limited machine dependent code, and can be used a base for ports. Included
are:
- standard machine dependent headers, tweaked for a 64 bit, big endian
architecture, including empty versions of all the machine dependent
structures
- a machine independent atomic.h, which can be used until a port has
support for interrupts and the operations really need to be atomic
- stub versions of all the machine dependent functions, which panic
when called and print out the name of the function that needs to
be implemented. functions which are normally in assembly files are
not included, but this should reduce the number of different undefined
references on the first few compiles from hundreds to 5 or 6
Given minimal startup code and console support it should be trivial to
make this compile and run the first few sysinits on almost any architecture.
Requested by: alfred, imp, jhb
2001-07-31 05:45:16 +00:00
|
|
|
|
2003-07-01 15:52:06 +00:00
|
|
|
/*
|
|
|
|
* Generic helper function for manipulating mutexes.
|
|
|
|
*/
|
|
|
|
void busdma_lock_mutex(void *arg, bus_dma_lock_op_t op);
|
Add skeleton machine dependent headers and c files for a port of freebsd
to a new architecture. This is the base of the sparc64 port, but contains
limited machine dependent code, and can be used a base for ports. Included
are:
- standard machine dependent headers, tweaked for a 64 bit, big endian
architecture, including empty versions of all the machine dependent
structures
- a machine independent atomic.h, which can be used until a port has
support for interrupts and the operations really need to be atomic
- stub versions of all the machine dependent functions, which panic
when called and print out the name of the function that needs to
be implemented. functions which are normally in assembly files are
not included, but this should reduce the number of different undefined
references on the first few compiles from hundreds to 5 or 6
Given minimal startup code and console support it should be trivial to
make this compile and run the first few sysinits on almost any architecture.
Requested by: alfred, imp, jhb
2001-07-31 05:45:16 +00:00
|
|
|
#endif /* !_MACHINE_BUS_H_ */
|