81 lines
2.4 KiB
C
81 lines
2.4 KiB
C
|
/*-
|
||
|
|
* Copyright (c) 2008-2009 Semihalf, Rafal Jaworowski
|
||
|
|
* All rights reserved.
|
||
|
|
*
|
||
|
|
* Redistribution and use in source and binary forms, with or without
|
||
|
|
* modification, are permitted provided that the following conditions
|
||
|
|
* are met:
|
||
|
|
*
|
||
|
|
* 1. Redistributions of source code must retain the above copyright
|
||
|
|
* notice, this list of conditions and the following disclaimer.
|
||
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
||
|
|
* notice, this list of conditions and the following disclaimer in the
|
||
|
|
* documentation and/or other materials provided with the distribution.
|
||
|
|
*
|
||
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
||
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
||
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
||
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
||
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
||
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
||
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
||
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <sys/cdefs.h>
|
||
|
|
__FBSDID("$FreeBSD$");
|
||
|
|
|
||
|
|
#include <sys/param.h>
|
||
|
|
#include <sys/systm.h>
|
||
|
|
#include <sys/kernel.h>
|
||
|
|
#include <sys/bus.h>
|
||
|
|
#include <sys/pcpu.h>
|
||
|
|
#include <sys/proc.h>
|
||
|
|
#include <sys/smp.h>
|
||
|
|
|
||
|
|
#include <machine/pcb.h>
|
||
|
|
#include <machine/psl.h>
|
||
|
|
#include <machine/smp.h>
|
||
|
|
#include <machine/spr.h>
|
||
|
|
|
||
|
|
extern void dcache_enable(void);
|
||
|
|
extern void dcache_inval(void);
|
||
|
|
extern void icache_enable(void);
|
||
|
|
extern void icache_inval(void);
|
||
|
|
|
||
|
|
volatile void *ap_pcpu;
|
||
|
|
|
||
|
|
uint32_t
|
||
|
|
cpudep_ap_bootstrap()
|
||
|
|
{
|
||
|
|
uint32_t msr, sp, csr;
|
||
|
|
|
||
|
|
/* Enable L1 caches */
|
||
|
|
csr = mfspr(SPR_L1CSR0);
|
||
|
|
if ((csr & L1CSR0_DCE) == 0) {
|
||
|
|
dcache_inval();
|
||
|
|
dcache_enable();
|
||
|
|
}
|
||
|
|
|
||
|
|
csr = mfspr(SPR_L1CSR1);
|
||
|
|
if ((csr & L1CSR1_ICE) == 0) {
|
||
|
|
icache_inval();
|
||
|
|
icache_enable();
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Set MSR */
|
||
|
|
msr = PSL_ME;
|
||
|
|
mtmsr(msr);
|
||
|
|
|
||
|
|
/* Assign pcpu fields, return ptr to this AP's idle thread kstack */
|
||
|
|
pcpup->pc_curthread = pcpup->pc_idlethread;
|
||
|
|
pcpup->pc_curpcb = pcpup->pc_curthread->td_pcb;
|
||
|
|
sp = pcpup->pc_curpcb->pcb_sp;
|
||
|
|
|
||
|
|
/* XXX shouldn't the pcb_sp be checked/forced for alignment here?? */
|
||
|
|
|
||
|
|
return (sp);
|
||
|
|
}
|