2005-02-20 20:27:59 +00:00
|
|
|
/*-
|
|
|
|
* Copyright (c) 2004 Colin Percival
|
|
|
|
* Copyright (c) 2005 Nate Lawson
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted providing that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR``AS IS'' AND ANY EXPRESS OR
|
|
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
|
|
|
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
|
|
|
|
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
|
|
|
|
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
|
|
|
|
* IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <sys/cdefs.h>
|
|
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
|
|
|
|
#include <sys/param.h>
|
|
|
|
#include <sys/bus.h>
|
|
|
|
#include <sys/cpu.h>
|
|
|
|
#include <sys/kernel.h>
|
2005-03-21 06:43:25 +00:00
|
|
|
#include <sys/malloc.h>
|
2005-02-20 20:27:59 +00:00
|
|
|
#include <sys/module.h>
|
|
|
|
#include <sys/smp.h>
|
|
|
|
#include <sys/systm.h>
|
|
|
|
|
|
|
|
#include "cpufreq_if.h"
|
2008-08-23 12:53:42 +00:00
|
|
|
#include <machine/clock.h>
|
2008-11-26 19:25:13 +00:00
|
|
|
#include <machine/cputypes.h>
|
2005-02-20 20:27:59 +00:00
|
|
|
#include <machine/md_var.h>
|
2008-03-10 22:00:35 +00:00
|
|
|
#include <machine/specialreg.h>
|
2005-02-20 20:27:59 +00:00
|
|
|
|
2009-06-05 18:44:36 +00:00
|
|
|
#include <contrib/dev/acpica/include/acpi.h>
|
|
|
|
|
2005-04-04 15:51:13 +00:00
|
|
|
#include <dev/acpica/acpivar.h>
|
|
|
|
#include "acpi_if.h"
|
|
|
|
|
2005-02-20 20:27:59 +00:00
|
|
|
/* Status/control registers (from the IA-32 System Programming Guide). */
|
|
|
|
#define MSR_PERF_STATUS 0x198
|
|
|
|
#define MSR_PERF_CTL 0x199
|
|
|
|
|
|
|
|
/* Register and bit for enabling SpeedStep. */
|
|
|
|
#define MSR_MISC_ENABLE 0x1a0
|
|
|
|
#define MSR_SS_ENABLE (1<<16)
|
|
|
|
|
|
|
|
/* Frequency and MSR control values. */
|
|
|
|
typedef struct {
|
|
|
|
uint16_t freq;
|
|
|
|
uint16_t volts;
|
|
|
|
uint16_t id16;
|
2005-03-21 06:43:25 +00:00
|
|
|
int power;
|
2005-02-20 20:27:59 +00:00
|
|
|
} freq_info;
|
|
|
|
|
|
|
|
/* Identifying characteristics of a processor and supported frequencies. */
|
|
|
|
typedef struct {
|
2008-11-26 19:25:13 +00:00
|
|
|
const u_int vendor_id;
|
2005-02-20 20:27:59 +00:00
|
|
|
uint32_t id32;
|
2005-03-21 06:43:25 +00:00
|
|
|
freq_info *freqtab;
|
2005-02-20 20:27:59 +00:00
|
|
|
} cpu_info;
|
|
|
|
|
|
|
|
struct est_softc {
|
2005-03-21 06:43:25 +00:00
|
|
|
device_t dev;
|
|
|
|
int acpi_settings;
|
2008-08-23 12:53:42 +00:00
|
|
|
int msr_settings;
|
2005-03-21 06:43:25 +00:00
|
|
|
freq_info *freq_list;
|
2005-02-20 20:27:59 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
/* Convert MHz and mV into IDs for passing to the MSR. */
|
|
|
|
#define ID16(MHz, mV, bus_clk) \
|
|
|
|
(((MHz / bus_clk) << 8) | ((mV ? mV - 700 : 0) >> 4))
|
|
|
|
#define ID32(MHz_hi, mV_hi, MHz_lo, mV_lo, bus_clk) \
|
|
|
|
((ID16(MHz_lo, mV_lo, bus_clk) << 16) | (ID16(MHz_hi, mV_hi, bus_clk)))
|
|
|
|
|
|
|
|
/* Format for storing IDs in our table. */
|
2006-05-11 17:35:44 +00:00
|
|
|
#define FREQ_INFO_PWR(MHz, mV, bus_clk, mW) \
|
|
|
|
{ MHz, mV, ID16(MHz, mV, bus_clk), mW }
|
2005-02-20 20:27:59 +00:00
|
|
|
#define FREQ_INFO(MHz, mV, bus_clk) \
|
2006-05-11 17:35:44 +00:00
|
|
|
FREQ_INFO_PWR(MHz, mV, bus_clk, CPUFREQ_VAL_UNKNOWN)
|
2005-02-20 20:27:59 +00:00
|
|
|
#define INTEL(tab, zhi, vhi, zlo, vlo, bus_clk) \
|
2008-11-26 19:25:13 +00:00
|
|
|
{ CPU_VENDOR_INTEL, ID32(zhi, vhi, zlo, vlo, bus_clk), tab }
|
2006-05-11 17:35:44 +00:00
|
|
|
#define CENTAUR(tab, zhi, vhi, zlo, vlo, bus_clk) \
|
2008-11-26 19:25:13 +00:00
|
|
|
{ CPU_VENDOR_CENTAUR, ID32(zhi, vhi, zlo, vlo, bus_clk), tab }
|
2005-02-20 20:27:59 +00:00
|
|
|
|
2008-08-26 17:43:46 +00:00
|
|
|
static int msr_info_enabled = 0;
|
|
|
|
TUNABLE_INT("hw.est.msr_info", &msr_info_enabled);
|
2009-11-14 16:20:07 +00:00
|
|
|
static int strict = -1;
|
|
|
|
TUNABLE_INT("hw.est.strict", &strict);
|
2005-02-20 20:27:59 +00:00
|
|
|
|
|
|
|
/* Default bus clock value for Centrino processors. */
|
|
|
|
#define INTEL_BUS_CLK 100
|
|
|
|
|
|
|
|
/* XXX Update this if new CPUs have more settings. */
|
|
|
|
#define EST_MAX_SETTINGS 10
|
|
|
|
CTASSERT(EST_MAX_SETTINGS <= MAX_SETTINGS);
|
|
|
|
|
|
|
|
/* Estimate in microseconds of latency for performing a transition. */
|
2008-03-17 09:01:43 +00:00
|
|
|
#define EST_TRANS_LAT 1000
|
2005-02-20 20:27:59 +00:00
|
|
|
|
|
|
|
/*
|
2010-09-16 02:59:25 +00:00
|
|
|
* Frequency (MHz) and voltage (mV) settings.
|
2005-02-20 20:27:59 +00:00
|
|
|
*
|
2005-03-21 06:43:25 +00:00
|
|
|
* Dothan processors have multiple VID#s with different settings for
|
|
|
|
* each VID#. Since we can't uniquely identify this info
|
2005-02-20 20:27:59 +00:00
|
|
|
* without undisclosed methods from Intel, we can't support newer
|
|
|
|
* processors with this table method. If ACPI Px states are supported,
|
2005-03-21 06:43:25 +00:00
|
|
|
* we get info from them.
|
2010-09-16 02:59:25 +00:00
|
|
|
*
|
|
|
|
* Data from the "Intel Pentium M Processor Datasheet",
|
|
|
|
* Order Number 252612-003, Table 5.
|
2005-02-20 20:27:59 +00:00
|
|
|
*/
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM17_130[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 130nm 1.70GHz Pentium M */
|
|
|
|
FREQ_INFO(1700, 1484, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1308, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1228, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1004, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 956, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM16_130[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 130nm 1.60GHz Pentium M */
|
|
|
|
FREQ_INFO(1600, 1484, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1420, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1276, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1164, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1036, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 956, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM15_130[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 130nm 1.50GHz Pentium M */
|
|
|
|
FREQ_INFO(1500, 1484, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1452, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1356, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1228, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 956, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM14_130[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 130nm 1.40GHz Pentium M */
|
|
|
|
FREQ_INFO(1400, 1484, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1436, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1308, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1180, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 956, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM13_130[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 130nm 1.30GHz Pentium M */
|
|
|
|
FREQ_INFO(1300, 1388, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1356, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1292, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1260, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 956, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM13_LV_130[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 130nm 1.30GHz Low Voltage Pentium M */
|
|
|
|
FREQ_INFO(1300, 1180, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1164, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 1100, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1020, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 1004, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 956, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM12_LV_130[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 130 nm 1.20GHz Low Voltage Pentium M */
|
|
|
|
FREQ_INFO(1200, 1180, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 1164, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1100, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 1020, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1004, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 956, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM11_LV_130[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 130 nm 1.10GHz Low Voltage Pentium M */
|
|
|
|
FREQ_INFO(1100, 1180, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1164, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 1100, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1020, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 956, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM11_ULV_130[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 130 nm 1.10GHz Ultra Low Voltage Pentium M */
|
|
|
|
FREQ_INFO(1100, 1004, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 972, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 956, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 844, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM10_ULV_130[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 130 nm 1.00GHz Ultra Low Voltage Pentium M */
|
|
|
|
FREQ_INFO(1000, 1004, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 972, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 844, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Data from "Intel Pentium M Processor on 90nm Process with
|
2010-09-16 02:59:25 +00:00
|
|
|
* 2-MB L2 Cache Datasheet", Order Number 302189-008, Table 5.
|
2005-02-20 20:27:59 +00:00
|
|
|
*/
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_765A_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 2.10GHz Pentium M, VID #A */
|
|
|
|
FREQ_INFO(2100, 1340, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1800, 1276, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1600, 1228, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1180, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1132, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1084, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1036, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_765B_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 2.10GHz Pentium M, VID #B */
|
|
|
|
FREQ_INFO(2100, 1324, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1800, 1260, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1600, 1212, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1180, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1132, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1084, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1036, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_765C_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 2.10GHz Pentium M, VID #C */
|
|
|
|
FREQ_INFO(2100, 1308, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1800, 1244, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1600, 1212, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1164, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1084, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1036, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_765E_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 2.10GHz Pentium M, VID #E */
|
|
|
|
FREQ_INFO(2100, 1356, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1800, 1292, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1600, 1244, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1196, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1148, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1100, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_755A_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 2.00GHz Pentium M, VID #A */
|
|
|
|
FREQ_INFO(2000, 1340, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1800, 1292, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1600, 1244, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1196, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1148, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1100, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_755B_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 2.00GHz Pentium M, VID #B */
|
|
|
|
FREQ_INFO(2000, 1324, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1800, 1276, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1600, 1228, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1180, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1132, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1084, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1036, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_755C_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 2.00GHz Pentium M, VID #C */
|
|
|
|
FREQ_INFO(2000, 1308, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1800, 1276, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1600, 1228, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1180, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1132, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1084, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1036, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_755D_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 2.00GHz Pentium M, VID #D */
|
|
|
|
FREQ_INFO(2000, 1276, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1800, 1244, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1600, 1196, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1164, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1084, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1036, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_745A_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.80GHz Pentium M, VID #A */
|
|
|
|
FREQ_INFO(1800, 1340, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1600, 1292, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1228, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1164, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_745B_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.80GHz Pentium M, VID #B */
|
|
|
|
FREQ_INFO(1800, 1324, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1600, 1276, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1212, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1164, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_745C_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.80GHz Pentium M, VID #C */
|
|
|
|
FREQ_INFO(1800, 1308, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1600, 1260, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1212, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1148, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1100, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_745D_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.80GHz Pentium M, VID #D */
|
|
|
|
FREQ_INFO(1800, 1276, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1600, 1228, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1180, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1132, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1084, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1036, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_735A_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.70GHz Pentium M, VID #A */
|
|
|
|
FREQ_INFO(1700, 1340, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1244, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1180, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_735B_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.70GHz Pentium M, VID #B */
|
|
|
|
FREQ_INFO(1700, 1324, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1244, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1180, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_735C_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.70GHz Pentium M, VID #C */
|
|
|
|
FREQ_INFO(1700, 1308, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1228, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1164, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_735D_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.70GHz Pentium M, VID #D */
|
|
|
|
FREQ_INFO(1700, 1276, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1212, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1148, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1100, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_725A_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.60GHz Pentium M, VID #A */
|
|
|
|
FREQ_INFO(1600, 1340, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1276, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1212, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1132, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1068, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_725B_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.60GHz Pentium M, VID #B */
|
|
|
|
FREQ_INFO(1600, 1324, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1260, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1196, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1132, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1068, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_725C_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.60GHz Pentium M, VID #C */
|
|
|
|
FREQ_INFO(1600, 1308, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1244, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1180, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_725D_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.60GHz Pentium M, VID #D */
|
|
|
|
FREQ_INFO(1600, 1276, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1228, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1164, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_715A_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.50GHz Pentium M, VID #A */
|
|
|
|
FREQ_INFO(1500, 1340, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1228, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1148, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1068, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_715B_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.50GHz Pentium M, VID #B */
|
|
|
|
FREQ_INFO(1500, 1324, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1212, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1148, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1068, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_715C_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.50GHz Pentium M, VID #C */
|
|
|
|
FREQ_INFO(1500, 1308, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1212, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1132, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1068, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_715D_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.50GHz Pentium M, VID #D */
|
|
|
|
FREQ_INFO(1500, 1276, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1180, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2006-02-25 04:55:38 +00:00
|
|
|
static freq_info PM_778_90[] = {
|
|
|
|
/* 90 nm 1.60GHz Low Voltage Pentium M */
|
|
|
|
FREQ_INFO(1600, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1500, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1100, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1300, 1084, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1068, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 1036, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1020, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
|
|
|
static freq_info PM_758_90[] = {
|
|
|
|
/* 90 nm 1.50GHz Low Voltage Pentium M */
|
|
|
|
FREQ_INFO(1500, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1400, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1300, 1100, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1084, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 1068, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 1036, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1020, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_738_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.40GHz Low Voltage Pentium M */
|
|
|
|
FREQ_INFO(1400, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1300, 1116, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 1100, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 1068, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 1052, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 1036, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 1020, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 988, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2006-02-25 04:55:38 +00:00
|
|
|
static freq_info PM_773G_90[] = {
|
|
|
|
/* 90 nm 1.30GHz Ultra Low Voltage Pentium M, VID #G */
|
|
|
|
FREQ_INFO(1300, 956, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 940, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 924, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 908, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_773H_90[] = {
|
|
|
|
/* 90 nm 1.30GHz Ultra Low Voltage Pentium M, VID #H */
|
|
|
|
FREQ_INFO(1300, 940, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 924, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 908, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_773I_90[] = {
|
|
|
|
/* 90 nm 1.30GHz Ultra Low Voltage Pentium M, VID #I */
|
|
|
|
FREQ_INFO(1300, 924, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 908, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 844, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_773J_90[] = {
|
|
|
|
/* 90 nm 1.30GHz Ultra Low Voltage Pentium M, VID #J */
|
|
|
|
FREQ_INFO(1300, 908, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 908, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 844, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_773K_90[] = {
|
|
|
|
/* 90 nm 1.30GHz Ultra Low Voltage Pentium M, VID #K */
|
|
|
|
FREQ_INFO(1300, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 844, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_773L_90[] = {
|
|
|
|
/* 90 nm 1.30GHz Ultra Low Voltage Pentium M, VID #L */
|
|
|
|
FREQ_INFO(1300, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1200, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 844, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 844, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_753G_90[] = {
|
|
|
|
/* 90 nm 1.20GHz Ultra Low Voltage Pentium M, VID #G */
|
|
|
|
FREQ_INFO(1200, 956, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 940, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 908, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_753H_90[] = {
|
|
|
|
/* 90 nm 1.20GHz Ultra Low Voltage Pentium M, VID #H */
|
|
|
|
FREQ_INFO(1200, 940, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 924, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 908, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_753I_90[] = {
|
|
|
|
/* 90 nm 1.20GHz Ultra Low Voltage Pentium M, VID #I */
|
|
|
|
FREQ_INFO(1200, 924, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 908, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_753J_90[] = {
|
|
|
|
/* 90 nm 1.20GHz Ultra Low Voltage Pentium M, VID #J */
|
|
|
|
FREQ_INFO(1200, 908, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 844, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_753K_90[] = {
|
|
|
|
/* 90 nm 1.20GHz Ultra Low Voltage Pentium M, VID #K */
|
|
|
|
FREQ_INFO(1200, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 844, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_753L_90[] = {
|
|
|
|
/* 90 nm 1.20GHz Ultra Low Voltage Pentium M, VID #L */
|
|
|
|
FREQ_INFO(1200, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1100, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 844, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 844, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
|
|
|
|
static freq_info PM_733JG_90[] = {
|
|
|
|
/* 90 nm 1.10GHz Ultra Low Voltage Pentium M, VID #G */
|
|
|
|
FREQ_INFO(1100, 956, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 940, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 908, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_733JH_90[] = {
|
|
|
|
/* 90 nm 1.10GHz Ultra Low Voltage Pentium M, VID #H */
|
|
|
|
FREQ_INFO(1100, 940, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 924, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_733JI_90[] = {
|
|
|
|
/* 90 nm 1.10GHz Ultra Low Voltage Pentium M, VID #I */
|
|
|
|
FREQ_INFO(1100, 924, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 908, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_733JJ_90[] = {
|
|
|
|
/* 90 nm 1.10GHz Ultra Low Voltage Pentium M, VID #J */
|
|
|
|
FREQ_INFO(1100, 908, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_733JK_90[] = {
|
|
|
|
/* 90 nm 1.10GHz Ultra Low Voltage Pentium M, VID #K */
|
|
|
|
FREQ_INFO(1100, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 844, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
|
|
|
static freq_info PM_733JL_90[] = {
|
|
|
|
/* 90 nm 1.10GHz Ultra Low Voltage Pentium M, VID #L */
|
|
|
|
FREQ_INFO(1100, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 860, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 844, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_733_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.10GHz Ultra Low Voltage Pentium M */
|
|
|
|
FREQ_INFO(1100, 940, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO(1000, 924, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 892, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info PM_723_90[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
/* 90 nm 1.00GHz Ultra Low Voltage Pentium M */
|
|
|
|
FREQ_INFO(1000, 940, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 900, 908, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 800, 876, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 600, 812, INTEL_BUS_CLK),
|
|
|
|
FREQ_INFO( 0, 0, 1),
|
|
|
|
};
|
|
|
|
|
2006-05-11 17:35:44 +00:00
|
|
|
/*
|
|
|
|
* VIA C7-M 500 MHz FSB, 400 MHz FSB, and ULV variants.
|
|
|
|
* Data from the "VIA C7-M Processor BIOS Writer's Guide (v2.17)" datasheet.
|
|
|
|
*/
|
|
|
|
static freq_info C7M_795[] = {
|
|
|
|
/* 2.00GHz Centaur C7-M 533 Mhz FSB */
|
|
|
|
FREQ_INFO_PWR(2000, 1148, 133, 20000),
|
|
|
|
FREQ_INFO_PWR(1867, 1132, 133, 18000),
|
|
|
|
FREQ_INFO_PWR(1600, 1100, 133, 15000),
|
|
|
|
FREQ_INFO_PWR(1467, 1052, 133, 13000),
|
|
|
|
FREQ_INFO_PWR(1200, 1004, 133, 10000),
|
|
|
|
FREQ_INFO_PWR( 800, 844, 133, 7000),
|
|
|
|
FREQ_INFO_PWR( 667, 844, 133, 6000),
|
|
|
|
FREQ_INFO_PWR( 533, 844, 133, 5000),
|
|
|
|
FREQ_INFO(0, 0, 1),
|
|
|
|
};
|
|
|
|
static freq_info C7M_785[] = {
|
|
|
|
/* 1.80GHz Centaur C7-M 533 Mhz FSB */
|
|
|
|
FREQ_INFO_PWR(1867, 1148, 133, 18000),
|
|
|
|
FREQ_INFO_PWR(1600, 1100, 133, 15000),
|
|
|
|
FREQ_INFO_PWR(1467, 1052, 133, 13000),
|
|
|
|
FREQ_INFO_PWR(1200, 1004, 133, 10000),
|
|
|
|
FREQ_INFO_PWR( 800, 844, 133, 7000),
|
|
|
|
FREQ_INFO_PWR( 667, 844, 133, 6000),
|
|
|
|
FREQ_INFO_PWR( 533, 844, 133, 5000),
|
|
|
|
FREQ_INFO(0, 0, 1),
|
|
|
|
};
|
|
|
|
static freq_info C7M_765[] = {
|
|
|
|
/* 1.60GHz Centaur C7-M 533 Mhz FSB */
|
|
|
|
FREQ_INFO_PWR(1600, 1084, 133, 15000),
|
|
|
|
FREQ_INFO_PWR(1467, 1052, 133, 13000),
|
|
|
|
FREQ_INFO_PWR(1200, 1004, 133, 10000),
|
|
|
|
FREQ_INFO_PWR( 800, 844, 133, 7000),
|
|
|
|
FREQ_INFO_PWR( 667, 844, 133, 6000),
|
|
|
|
FREQ_INFO_PWR( 533, 844, 133, 5000),
|
|
|
|
FREQ_INFO(0, 0, 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static freq_info C7M_794[] = {
|
|
|
|
/* 2.00GHz Centaur C7-M 400 Mhz FSB */
|
|
|
|
FREQ_INFO_PWR(2000, 1148, 100, 20000),
|
|
|
|
FREQ_INFO_PWR(1800, 1132, 100, 18000),
|
|
|
|
FREQ_INFO_PWR(1600, 1100, 100, 15000),
|
|
|
|
FREQ_INFO_PWR(1400, 1052, 100, 13000),
|
|
|
|
FREQ_INFO_PWR(1000, 1004, 100, 10000),
|
|
|
|
FREQ_INFO_PWR( 800, 844, 100, 7000),
|
|
|
|
FREQ_INFO_PWR( 600, 844, 100, 6000),
|
|
|
|
FREQ_INFO_PWR( 400, 844, 100, 5000),
|
|
|
|
FREQ_INFO(0, 0, 1),
|
|
|
|
};
|
|
|
|
static freq_info C7M_784[] = {
|
|
|
|
/* 1.80GHz Centaur C7-M 400 Mhz FSB */
|
|
|
|
FREQ_INFO_PWR(1800, 1148, 100, 18000),
|
|
|
|
FREQ_INFO_PWR(1600, 1100, 100, 15000),
|
|
|
|
FREQ_INFO_PWR(1400, 1052, 100, 13000),
|
|
|
|
FREQ_INFO_PWR(1000, 1004, 100, 10000),
|
|
|
|
FREQ_INFO_PWR( 800, 844, 100, 7000),
|
|
|
|
FREQ_INFO_PWR( 600, 844, 100, 6000),
|
|
|
|
FREQ_INFO_PWR( 400, 844, 100, 5000),
|
|
|
|
FREQ_INFO(0, 0, 1),
|
|
|
|
};
|
|
|
|
static freq_info C7M_764[] = {
|
|
|
|
/* 1.60GHz Centaur C7-M 400 Mhz FSB */
|
|
|
|
FREQ_INFO_PWR(1600, 1084, 100, 15000),
|
|
|
|
FREQ_INFO_PWR(1400, 1052, 100, 13000),
|
|
|
|
FREQ_INFO_PWR(1000, 1004, 100, 10000),
|
|
|
|
FREQ_INFO_PWR( 800, 844, 100, 7000),
|
|
|
|
FREQ_INFO_PWR( 600, 844, 100, 6000),
|
|
|
|
FREQ_INFO_PWR( 400, 844, 100, 5000),
|
|
|
|
FREQ_INFO(0, 0, 1),
|
|
|
|
};
|
|
|
|
static freq_info C7M_754[] = {
|
|
|
|
/* 1.50GHz Centaur C7-M 400 Mhz FSB */
|
|
|
|
FREQ_INFO_PWR(1500, 1004, 100, 12000),
|
|
|
|
FREQ_INFO_PWR(1400, 988, 100, 11000),
|
|
|
|
FREQ_INFO_PWR(1000, 940, 100, 9000),
|
|
|
|
FREQ_INFO_PWR( 800, 844, 100, 7000),
|
|
|
|
FREQ_INFO_PWR( 600, 844, 100, 6000),
|
|
|
|
FREQ_INFO_PWR( 400, 844, 100, 5000),
|
|
|
|
FREQ_INFO(0, 0, 1),
|
|
|
|
};
|
|
|
|
static freq_info C7M_771[] = {
|
|
|
|
/* 1.20GHz Centaur C7-M 400 Mhz FSB */
|
|
|
|
FREQ_INFO_PWR(1200, 860, 100, 7000),
|
|
|
|
FREQ_INFO_PWR(1000, 860, 100, 6000),
|
|
|
|
FREQ_INFO_PWR( 800, 844, 100, 5500),
|
|
|
|
FREQ_INFO_PWR( 600, 844, 100, 5000),
|
|
|
|
FREQ_INFO_PWR( 400, 844, 100, 4000),
|
|
|
|
FREQ_INFO(0, 0, 1),
|
|
|
|
};
|
|
|
|
|
|
|
|
static freq_info C7M_775_ULV[] = {
|
|
|
|
/* 1.50GHz Centaur C7-M ULV */
|
|
|
|
FREQ_INFO_PWR(1500, 956, 100, 7500),
|
|
|
|
FREQ_INFO_PWR(1400, 940, 100, 6000),
|
|
|
|
FREQ_INFO_PWR(1000, 860, 100, 5000),
|
|
|
|
FREQ_INFO_PWR( 800, 828, 100, 2800),
|
|
|
|
FREQ_INFO_PWR( 600, 796, 100, 2500),
|
|
|
|
FREQ_INFO_PWR( 400, 796, 100, 2000),
|
|
|
|
FREQ_INFO(0, 0, 1),
|
|
|
|
};
|
|
|
|
static freq_info C7M_772_ULV[] = {
|
|
|
|
/* 1.20GHz Centaur C7-M ULV */
|
|
|
|
FREQ_INFO_PWR(1200, 844, 100, 5000),
|
|
|
|
FREQ_INFO_PWR(1000, 844, 100, 4000),
|
|
|
|
FREQ_INFO_PWR( 800, 828, 100, 2800),
|
|
|
|
FREQ_INFO_PWR( 600, 796, 100, 2500),
|
|
|
|
FREQ_INFO_PWR( 400, 796, 100, 2000),
|
|
|
|
FREQ_INFO(0, 0, 1),
|
|
|
|
};
|
|
|
|
static freq_info C7M_779_ULV[] = {
|
|
|
|
/* 1.00GHz Centaur C7-M ULV */
|
|
|
|
FREQ_INFO_PWR(1000, 796, 100, 3500),
|
|
|
|
FREQ_INFO_PWR( 800, 796, 100, 2800),
|
|
|
|
FREQ_INFO_PWR( 600, 796, 100, 2500),
|
|
|
|
FREQ_INFO_PWR( 400, 796, 100, 2000),
|
|
|
|
FREQ_INFO(0, 0, 1),
|
|
|
|
};
|
|
|
|
static freq_info C7M_770_ULV[] = {
|
|
|
|
/* 1.00GHz Centaur C7-M ULV */
|
|
|
|
FREQ_INFO_PWR(1000, 844, 100, 5000),
|
|
|
|
FREQ_INFO_PWR( 800, 796, 100, 2800),
|
|
|
|
FREQ_INFO_PWR( 600, 796, 100, 2500),
|
|
|
|
FREQ_INFO_PWR( 400, 796, 100, 2000),
|
|
|
|
FREQ_INFO(0, 0, 1),
|
|
|
|
};
|
|
|
|
|
2005-03-21 06:43:25 +00:00
|
|
|
static cpu_info ESTprocs[] = {
|
2005-02-20 20:27:59 +00:00
|
|
|
INTEL(PM17_130, 1700, 1484, 600, 956, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM16_130, 1600, 1484, 600, 956, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM15_130, 1500, 1484, 600, 956, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM14_130, 1400, 1484, 600, 956, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM13_130, 1300, 1388, 600, 956, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM13_LV_130, 1300, 1180, 600, 956, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM12_LV_130, 1200, 1180, 600, 956, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM11_LV_130, 1100, 1180, 600, 956, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM11_ULV_130, 1100, 1004, 600, 844, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM10_ULV_130, 1000, 1004, 600, 844, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_765A_90, 2100, 1340, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_765B_90, 2100, 1324, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_765C_90, 2100, 1308, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_765E_90, 2100, 1356, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_755A_90, 2000, 1340, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_755B_90, 2000, 1324, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_755C_90, 2000, 1308, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_755D_90, 2000, 1276, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_745A_90, 1800, 1340, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_745B_90, 1800, 1324, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_745C_90, 1800, 1308, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_745D_90, 1800, 1276, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_735A_90, 1700, 1340, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_735B_90, 1700, 1324, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_735C_90, 1700, 1308, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_735D_90, 1700, 1276, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_725A_90, 1600, 1340, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_725B_90, 1600, 1324, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_725C_90, 1600, 1308, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_725D_90, 1600, 1276, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_715A_90, 1500, 1340, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_715B_90, 1500, 1324, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_715C_90, 1500, 1308, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_715D_90, 1500, 1276, 600, 988, INTEL_BUS_CLK),
|
2006-02-25 04:55:38 +00:00
|
|
|
INTEL(PM_778_90, 1600, 1116, 600, 988, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_758_90, 1500, 1116, 600, 988, INTEL_BUS_CLK),
|
2005-02-20 20:27:59 +00:00
|
|
|
INTEL(PM_738_90, 1400, 1116, 600, 988, INTEL_BUS_CLK),
|
2006-02-25 04:55:38 +00:00
|
|
|
INTEL(PM_773G_90, 1300, 956, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_773H_90, 1300, 940, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_773I_90, 1300, 924, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_773J_90, 1300, 908, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_773K_90, 1300, 892, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_773L_90, 1300, 876, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_753G_90, 1200, 956, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_753H_90, 1200, 940, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_753I_90, 1200, 924, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_753J_90, 1200, 908, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_753K_90, 1200, 892, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_753L_90, 1200, 876, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_733JG_90, 1100, 956, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_733JH_90, 1100, 940, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_733JI_90, 1100, 924, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_733JJ_90, 1100, 908, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_733JK_90, 1100, 892, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_733JL_90, 1100, 876, 600, 812, INTEL_BUS_CLK),
|
2005-02-20 20:27:59 +00:00
|
|
|
INTEL(PM_733_90, 1100, 940, 600, 812, INTEL_BUS_CLK),
|
|
|
|
INTEL(PM_723_90, 1000, 940, 600, 812, INTEL_BUS_CLK),
|
2006-05-11 17:35:44 +00:00
|
|
|
|
|
|
|
CENTAUR(C7M_795, 2000, 1148, 533, 844, 133),
|
|
|
|
CENTAUR(C7M_794, 2000, 1148, 400, 844, 100),
|
|
|
|
CENTAUR(C7M_785, 1867, 1148, 533, 844, 133),
|
|
|
|
CENTAUR(C7M_784, 1800, 1148, 400, 844, 100),
|
|
|
|
CENTAUR(C7M_765, 1600, 1084, 533, 844, 133),
|
|
|
|
CENTAUR(C7M_764, 1600, 1084, 400, 844, 100),
|
|
|
|
CENTAUR(C7M_754, 1500, 1004, 400, 844, 100),
|
|
|
|
CENTAUR(C7M_775_ULV, 1500, 956, 400, 796, 100),
|
|
|
|
CENTAUR(C7M_771, 1200, 860, 400, 844, 100),
|
|
|
|
CENTAUR(C7M_772_ULV, 1200, 844, 400, 796, 100),
|
|
|
|
CENTAUR(C7M_779_ULV, 1000, 796, 400, 796, 100),
|
|
|
|
CENTAUR(C7M_770_ULV, 1000, 844, 400, 796, 100),
|
2008-11-26 19:25:13 +00:00
|
|
|
{ 0, 0, NULL },
|
2005-02-20 20:27:59 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
static void est_identify(driver_t *driver, device_t parent);
|
2005-04-04 15:51:13 +00:00
|
|
|
static int est_features(driver_t *driver, u_int *features);
|
2005-02-20 20:27:59 +00:00
|
|
|
static int est_probe(device_t parent);
|
|
|
|
static int est_attach(device_t parent);
|
|
|
|
static int est_detach(device_t parent);
|
2005-03-21 06:43:25 +00:00
|
|
|
static int est_get_info(device_t dev);
|
|
|
|
static int est_acpi_info(device_t dev, freq_info **freqs);
|
2006-05-11 17:35:44 +00:00
|
|
|
static int est_table_info(device_t dev, uint64_t msr, freq_info **freqs);
|
2008-08-23 12:53:42 +00:00
|
|
|
static int est_msr_info(device_t dev, uint64_t msr, freq_info **freqs);
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info *est_get_current(freq_info *freq_list);
|
2005-02-20 20:27:59 +00:00
|
|
|
static int est_settings(device_t dev, struct cf_setting *sets, int *count);
|
|
|
|
static int est_set(device_t dev, const struct cf_setting *set);
|
|
|
|
static int est_get(device_t dev, struct cf_setting *set);
|
|
|
|
static int est_type(device_t dev, int *type);
|
2008-02-28 19:10:42 +00:00
|
|
|
static int est_set_id16(device_t dev, uint16_t id16, int need_check);
|
|
|
|
static void est_get_id16(uint16_t *id16_p);
|
2005-02-20 20:27:59 +00:00
|
|
|
|
|
|
|
static device_method_t est_methods[] = {
|
|
|
|
/* Device interface */
|
|
|
|
DEVMETHOD(device_identify, est_identify),
|
|
|
|
DEVMETHOD(device_probe, est_probe),
|
|
|
|
DEVMETHOD(device_attach, est_attach),
|
|
|
|
DEVMETHOD(device_detach, est_detach),
|
|
|
|
|
|
|
|
/* cpufreq interface */
|
|
|
|
DEVMETHOD(cpufreq_drv_set, est_set),
|
|
|
|
DEVMETHOD(cpufreq_drv_get, est_get),
|
|
|
|
DEVMETHOD(cpufreq_drv_type, est_type),
|
|
|
|
DEVMETHOD(cpufreq_drv_settings, est_settings),
|
2005-04-04 15:51:13 +00:00
|
|
|
|
|
|
|
/* ACPI interface */
|
|
|
|
DEVMETHOD(acpi_get_features, est_features),
|
|
|
|
|
2005-02-20 20:27:59 +00:00
|
|
|
{0, 0}
|
|
|
|
};
|
|
|
|
|
|
|
|
static driver_t est_driver = {
|
|
|
|
"est",
|
|
|
|
est_methods,
|
|
|
|
sizeof(struct est_softc),
|
|
|
|
};
|
|
|
|
|
|
|
|
static devclass_t est_devclass;
|
|
|
|
DRIVER_MODULE(est, cpu, est_driver, est_devclass, 0, 0);
|
|
|
|
|
2005-04-04 15:51:13 +00:00
|
|
|
static int
|
|
|
|
est_features(driver_t *driver, u_int *features)
|
|
|
|
{
|
|
|
|
|
2011-02-25 23:14:24 +00:00
|
|
|
/*
|
|
|
|
* Notify the ACPI CPU that we support direct access to MSRs.
|
|
|
|
* XXX C1 "I/O then Halt" seems necessary for some broken BIOS.
|
|
|
|
*/
|
|
|
|
*features = ACPI_CAP_PERF_MSRS | ACPI_CAP_C1_IO_HALT;
|
2005-04-04 15:51:13 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2005-02-20 20:27:59 +00:00
|
|
|
static void
|
|
|
|
est_identify(driver_t *driver, device_t parent)
|
|
|
|
{
|
2005-04-04 15:51:13 +00:00
|
|
|
device_t child;
|
2005-02-20 20:27:59 +00:00
|
|
|
|
|
|
|
/* Make sure we're not being doubly invoked. */
|
|
|
|
if (device_find_child(parent, "est", -1) != NULL)
|
|
|
|
return;
|
|
|
|
|
|
|
|
/* Check that CPUID is supported and the vendor is Intel.*/
|
2008-11-26 19:25:13 +00:00
|
|
|
if (cpu_high == 0 || (cpu_vendor_id != CPU_VENDOR_INTEL &&
|
|
|
|
cpu_vendor_id != CPU_VENDOR_CENTAUR))
|
2005-02-20 20:27:59 +00:00
|
|
|
return;
|
|
|
|
|
2006-05-11 17:35:44 +00:00
|
|
|
/*
|
2008-03-10 22:00:35 +00:00
|
|
|
* Check if the CPU supports EST.
|
2006-05-11 17:35:44 +00:00
|
|
|
*/
|
2008-03-10 22:00:35 +00:00
|
|
|
if (!(cpu_feature2 & CPUID2_EST))
|
2005-02-20 20:27:59 +00:00
|
|
|
return;
|
|
|
|
|
2005-02-27 02:43:02 +00:00
|
|
|
/*
|
|
|
|
* We add a child for each CPU since settings must be performed
|
|
|
|
* on each CPU in the SMP case.
|
|
|
|
*/
|
Attach the cpufreq child devices with specific orders to enforce relative
priority of some of the drivers that manage the same state (e.g. ichss0
vs est0). Specifically, powernow, est, and p4tcc are added at order 10,
ichss at order 20, and smist at order 30. Previously, some laptops were
seeing both ichss0 and est0 attaching and stomping on each other.
XXX: This isn't quite ideal, but works with the existing hacks, I think
what we really want instead is a single "speedstep0" device for CPUs
that the ichss, est, and smist drivers probe (but with differing
priorities).
MFC after: 1 week
2008-08-13 16:09:40 +00:00
|
|
|
child = BUS_ADD_CHILD(parent, 10, "est", -1);
|
2005-04-04 15:51:13 +00:00
|
|
|
if (child == NULL)
|
2005-02-20 20:27:59 +00:00
|
|
|
device_printf(parent, "add est child failed\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
est_probe(device_t dev)
|
|
|
|
{
|
|
|
|
device_t perf_dev;
|
|
|
|
uint64_t msr;
|
|
|
|
int error, type;
|
2010-09-16 02:59:25 +00:00
|
|
|
|
2005-02-22 06:31:45 +00:00
|
|
|
if (resource_disabled("est", 0))
|
|
|
|
return (ENXIO);
|
2005-02-20 20:27:59 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* If the ACPI perf driver has attached and is not just offering
|
|
|
|
* info, let it manage things.
|
|
|
|
*/
|
|
|
|
perf_dev = device_find_child(device_get_parent(dev), "acpi_perf", -1);
|
|
|
|
if (perf_dev && device_is_attached(perf_dev)) {
|
|
|
|
error = CPUFREQ_DRV_TYPE(perf_dev, &type);
|
|
|
|
if (error == 0 && (type & CPUFREQ_FLAG_INFO_ONLY) == 0)
|
|
|
|
return (ENXIO);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Attempt to enable SpeedStep if not currently enabled. */
|
|
|
|
msr = rdmsr(MSR_MISC_ENABLE);
|
|
|
|
if ((msr & MSR_SS_ENABLE) == 0) {
|
|
|
|
wrmsr(MSR_MISC_ENABLE, msr | MSR_SS_ENABLE);
|
2005-03-21 06:43:25 +00:00
|
|
|
if (bootverbose)
|
|
|
|
device_printf(dev, "enabling SpeedStep\n");
|
2005-02-20 20:27:59 +00:00
|
|
|
|
|
|
|
/* Check if the enable failed. */
|
|
|
|
msr = rdmsr(MSR_MISC_ENABLE);
|
|
|
|
if ((msr & MSR_SS_ENABLE) == 0) {
|
|
|
|
device_printf(dev, "failed to enable SpeedStep\n");
|
|
|
|
return (ENXIO);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
device_set_desc(dev, "Enhanced SpeedStep Frequency Control");
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
est_attach(device_t dev)
|
|
|
|
{
|
|
|
|
struct est_softc *sc;
|
|
|
|
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
sc->dev = dev;
|
|
|
|
|
2009-11-14 16:20:07 +00:00
|
|
|
/* On SMP system we can't guarantie independent freq setting. */
|
|
|
|
if (strict == -1 && mp_ncpus > 1)
|
|
|
|
strict = 0;
|
2005-03-21 06:43:25 +00:00
|
|
|
/* Check CPU for supported settings. */
|
|
|
|
if (est_get_info(dev))
|
|
|
|
return (ENXIO);
|
|
|
|
|
|
|
|
cpufreq_register(dev);
|
2005-02-20 20:27:59 +00:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
est_detach(device_t dev)
|
|
|
|
{
|
2005-03-21 06:43:25 +00:00
|
|
|
struct est_softc *sc;
|
2008-09-10 17:41:41 +00:00
|
|
|
int error;
|
|
|
|
|
|
|
|
error = cpufreq_unregister(dev);
|
|
|
|
if (error)
|
|
|
|
return (error);
|
2005-03-21 06:43:25 +00:00
|
|
|
|
|
|
|
sc = device_get_softc(dev);
|
2008-08-23 12:53:42 +00:00
|
|
|
if (sc->acpi_settings || sc->msr_settings)
|
2005-03-21 06:43:25 +00:00
|
|
|
free(sc->freq_list, M_DEVBUF);
|
2008-09-10 17:41:41 +00:00
|
|
|
return (0);
|
2005-02-20 20:27:59 +00:00
|
|
|
}
|
|
|
|
|
2005-03-21 06:43:25 +00:00
|
|
|
/*
|
|
|
|
* Probe for supported CPU settings. First, check our static table of
|
|
|
|
* settings. If no match, try using the ones offered by acpi_perf
|
|
|
|
* (i.e., _PSS). We use ACPI second because some systems (IBM R/T40
|
|
|
|
* series) export both legacy SMM IO-based access and direct MSR access
|
|
|
|
* but the direct access specifies invalid values for _PSS.
|
|
|
|
*/
|
2005-02-20 20:27:59 +00:00
|
|
|
static int
|
2005-03-21 06:43:25 +00:00
|
|
|
est_get_info(device_t dev)
|
2005-02-20 20:27:59 +00:00
|
|
|
{
|
2005-03-21 06:43:25 +00:00
|
|
|
struct est_softc *sc;
|
|
|
|
uint64_t msr;
|
|
|
|
int error;
|
|
|
|
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
msr = rdmsr(MSR_PERF_STATUS);
|
2006-05-11 17:35:44 +00:00
|
|
|
error = est_table_info(dev, msr, &sc->freq_list);
|
2005-03-21 06:43:25 +00:00
|
|
|
if (error)
|
|
|
|
error = est_acpi_info(dev, &sc->freq_list);
|
2008-08-23 12:53:42 +00:00
|
|
|
if (error)
|
|
|
|
error = est_msr_info(dev, msr, &sc->freq_list);
|
2005-03-21 06:43:25 +00:00
|
|
|
|
|
|
|
if (error) {
|
|
|
|
printf(
|
|
|
|
"est: CPU supports Enhanced Speedstep, but is not recognized.\n"
|
2005-07-31 06:42:27 +00:00
|
|
|
"est: cpu_vendor %s, msr %0jx\n", cpu_vendor, msr);
|
2005-03-21 06:43:25 +00:00
|
|
|
return (ENXIO);
|
|
|
|
}
|
|
|
|
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
est_acpi_info(device_t dev, freq_info **freqs)
|
|
|
|
{
|
|
|
|
struct est_softc *sc;
|
|
|
|
struct cf_setting *sets;
|
|
|
|
freq_info *table;
|
|
|
|
device_t perf_dev;
|
2009-11-14 16:20:07 +00:00
|
|
|
int count, error, i, j;
|
2008-05-30 22:01:09 +00:00
|
|
|
uint16_t saved_id16;
|
2005-03-21 06:43:25 +00:00
|
|
|
|
|
|
|
perf_dev = device_find_child(device_get_parent(dev), "acpi_perf", -1);
|
|
|
|
if (perf_dev == NULL || !device_is_attached(perf_dev))
|
|
|
|
return (ENXIO);
|
|
|
|
|
|
|
|
/* Fetch settings from acpi_perf. */
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
table = NULL;
|
|
|
|
sets = malloc(MAX_SETTINGS * sizeof(*sets), M_TEMP, M_NOWAIT);
|
|
|
|
if (sets == NULL)
|
|
|
|
return (ENOMEM);
|
2008-03-01 21:58:34 +00:00
|
|
|
count = MAX_SETTINGS;
|
2005-03-21 06:43:25 +00:00
|
|
|
error = CPUFREQ_DRV_SETTINGS(perf_dev, sets, &count);
|
|
|
|
if (error)
|
|
|
|
goto out;
|
|
|
|
|
|
|
|
/* Parse settings into our local table format. */
|
2005-04-10 19:57:47 +00:00
|
|
|
table = malloc((count + 1) * sizeof(freq_info), M_DEVBUF, M_NOWAIT);
|
2005-03-21 06:43:25 +00:00
|
|
|
if (table == NULL) {
|
|
|
|
error = ENOMEM;
|
|
|
|
goto out;
|
|
|
|
}
|
2008-05-30 22:01:09 +00:00
|
|
|
est_get_id16(&saved_id16);
|
2008-02-28 19:10:42 +00:00
|
|
|
for (i = 0, j = 0; i < count; i++) {
|
2005-03-21 06:43:25 +00:00
|
|
|
/*
|
2008-02-28 19:10:42 +00:00
|
|
|
* Confirm id16 value is correct.
|
2005-03-21 06:43:25 +00:00
|
|
|
*/
|
2008-02-28 19:10:42 +00:00
|
|
|
if (sets[i].freq > 0) {
|
2010-06-19 13:09:42 +00:00
|
|
|
error = est_set_id16(dev, sets[i].spec[0], strict);
|
|
|
|
if (error != 0) {
|
2010-09-16 02:59:25 +00:00
|
|
|
if (bootverbose)
|
2008-02-28 19:10:42 +00:00
|
|
|
device_printf(dev, "Invalid freq %u, "
|
|
|
|
"ignored.\n", sets[i].freq);
|
2009-11-14 16:20:07 +00:00
|
|
|
continue;
|
2008-02-28 19:10:42 +00:00
|
|
|
}
|
2009-11-14 16:20:07 +00:00
|
|
|
table[j].freq = sets[i].freq;
|
|
|
|
table[j].volts = sets[i].volts;
|
|
|
|
table[j].id16 = sets[i].spec[0];
|
|
|
|
table[j].power = sets[i].power;
|
|
|
|
++j;
|
2008-02-28 19:10:42 +00:00
|
|
|
}
|
2005-03-21 06:43:25 +00:00
|
|
|
}
|
2008-05-30 22:01:09 +00:00
|
|
|
/* restore saved setting */
|
|
|
|
est_set_id16(dev, saved_id16, 0);
|
2005-03-21 06:43:25 +00:00
|
|
|
|
2005-04-10 19:57:47 +00:00
|
|
|
/* Mark end of table with a terminator. */
|
2008-02-28 19:10:42 +00:00
|
|
|
bzero(&table[j], sizeof(freq_info));
|
2005-04-10 19:57:47 +00:00
|
|
|
|
2005-03-21 06:43:25 +00:00
|
|
|
sc->acpi_settings = TRUE;
|
|
|
|
*freqs = table;
|
|
|
|
error = 0;
|
|
|
|
|
|
|
|
out:
|
|
|
|
if (sets)
|
|
|
|
free(sets, M_TEMP);
|
|
|
|
if (error && table)
|
|
|
|
free(table, M_DEVBUF);
|
|
|
|
return (error);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
2006-05-11 17:35:44 +00:00
|
|
|
est_table_info(device_t dev, uint64_t msr, freq_info **freqs)
|
2005-03-21 06:43:25 +00:00
|
|
|
{
|
|
|
|
cpu_info *p;
|
2005-02-20 20:27:59 +00:00
|
|
|
uint32_t id;
|
|
|
|
|
2006-05-11 17:35:44 +00:00
|
|
|
/* Find a table which matches (vendor, id32). */
|
2005-02-20 20:27:59 +00:00
|
|
|
id = msr >> 32;
|
|
|
|
for (p = ESTprocs; p->id32 != 0; p++) {
|
2008-11-26 19:25:13 +00:00
|
|
|
if (p->vendor_id == cpu_vendor_id && p->id32 == id)
|
2005-02-20 20:27:59 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (p->id32 == 0)
|
|
|
|
return (EOPNOTSUPP);
|
|
|
|
|
|
|
|
/* Make sure the current setpoint is valid. */
|
2005-03-21 06:43:25 +00:00
|
|
|
if (est_get_current(p->freqtab) == NULL) {
|
|
|
|
device_printf(dev, "current setting not found in table\n");
|
2005-02-20 20:27:59 +00:00
|
|
|
return (EOPNOTSUPP);
|
2005-03-21 06:43:25 +00:00
|
|
|
}
|
2005-02-20 20:27:59 +00:00
|
|
|
|
|
|
|
*freqs = p->freqtab;
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2008-08-23 12:53:42 +00:00
|
|
|
static int
|
|
|
|
bus_speed_ok(int bus)
|
|
|
|
{
|
|
|
|
|
|
|
|
switch (bus) {
|
|
|
|
case 100:
|
|
|
|
case 133:
|
|
|
|
case 333:
|
|
|
|
return (1);
|
|
|
|
default:
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Flesh out a simple rate table containing the high and low frequencies
|
|
|
|
* based on the current clock speed and the upper 32 bits of the MSR.
|
|
|
|
*/
|
|
|
|
static int
|
|
|
|
est_msr_info(device_t dev, uint64_t msr, freq_info **freqs)
|
|
|
|
{
|
|
|
|
struct est_softc *sc;
|
|
|
|
freq_info *fp;
|
|
|
|
int bus, freq, volts;
|
|
|
|
uint16_t id;
|
|
|
|
|
2008-08-26 17:43:46 +00:00
|
|
|
if (!msr_info_enabled)
|
|
|
|
return (EOPNOTSUPP);
|
|
|
|
|
2008-08-23 12:53:42 +00:00
|
|
|
/* Figure out the bus clock. */
|
2011-04-07 23:28:28 +00:00
|
|
|
freq = atomic_load_acq_64(&tsc_freq) / 1000000;
|
2008-08-23 12:53:42 +00:00
|
|
|
id = msr >> 32;
|
|
|
|
bus = freq / (id >> 8);
|
|
|
|
device_printf(dev, "Guessed bus clock (high) of %d MHz\n", bus);
|
|
|
|
if (!bus_speed_ok(bus)) {
|
|
|
|
/* We may be running on the low frequency. */
|
|
|
|
id = msr >> 48;
|
|
|
|
bus = freq / (id >> 8);
|
|
|
|
device_printf(dev, "Guessed bus clock (low) of %d MHz\n", bus);
|
|
|
|
if (!bus_speed_ok(bus))
|
|
|
|
return (EOPNOTSUPP);
|
2010-09-16 02:59:25 +00:00
|
|
|
|
2008-08-23 12:53:42 +00:00
|
|
|
/* Calculate high frequency. */
|
|
|
|
id = msr >> 32;
|
|
|
|
freq = ((id >> 8) & 0xff) * bus;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Fill out a new freq table containing just the high and low freqs. */
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
fp = malloc(sizeof(freq_info) * 3, M_DEVBUF, M_WAITOK | M_ZERO);
|
|
|
|
|
|
|
|
/* First, the high frequency. */
|
|
|
|
volts = id & 0xff;
|
|
|
|
if (volts != 0) {
|
|
|
|
volts <<= 4;
|
|
|
|
volts += 700;
|
|
|
|
}
|
|
|
|
fp[0].freq = freq;
|
|
|
|
fp[0].volts = volts;
|
|
|
|
fp[0].id16 = id;
|
|
|
|
fp[0].power = CPUFREQ_VAL_UNKNOWN;
|
|
|
|
device_printf(dev, "Guessed high setting of %d MHz @ %d Mv\n", freq,
|
|
|
|
volts);
|
|
|
|
|
|
|
|
/* Second, the low frequency. */
|
|
|
|
id = msr >> 48;
|
|
|
|
freq = ((id >> 8) & 0xff) * bus;
|
|
|
|
volts = id & 0xff;
|
|
|
|
if (volts != 0) {
|
|
|
|
volts <<= 4;
|
|
|
|
volts += 700;
|
|
|
|
}
|
|
|
|
fp[1].freq = freq;
|
|
|
|
fp[1].volts = volts;
|
|
|
|
fp[1].id16 = id;
|
|
|
|
fp[1].power = CPUFREQ_VAL_UNKNOWN;
|
|
|
|
device_printf(dev, "Guessed low setting of %d MHz @ %d Mv\n", freq,
|
|
|
|
volts);
|
|
|
|
|
|
|
|
/* Table is already terminated due to M_ZERO. */
|
|
|
|
sc->msr_settings = TRUE;
|
|
|
|
*freqs = fp;
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2008-02-28 19:10:42 +00:00
|
|
|
static void
|
|
|
|
est_get_id16(uint16_t *id16_p)
|
|
|
|
{
|
|
|
|
*id16_p = rdmsr(MSR_PERF_STATUS) & 0xffff;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
est_set_id16(device_t dev, uint16_t id16, int need_check)
|
|
|
|
{
|
|
|
|
uint64_t msr;
|
|
|
|
uint16_t new_id16;
|
|
|
|
int ret = 0;
|
|
|
|
|
|
|
|
/* Read the current register, mask out the old, set the new id. */
|
|
|
|
msr = rdmsr(MSR_PERF_CTL);
|
|
|
|
msr = (msr & ~0xffff) | id16;
|
|
|
|
wrmsr(MSR_PERF_CTL, msr);
|
2010-09-16 02:59:25 +00:00
|
|
|
|
2008-02-28 19:10:42 +00:00
|
|
|
/* Wait a short while for the new setting. XXX Is this necessary? */
|
|
|
|
DELAY(EST_TRANS_LAT);
|
2010-09-16 02:59:25 +00:00
|
|
|
|
2008-02-28 19:10:42 +00:00
|
|
|
if (need_check) {
|
2010-09-16 02:59:25 +00:00
|
|
|
est_get_id16(&new_id16);
|
2008-02-28 19:10:42 +00:00
|
|
|
if (new_id16 != id16) {
|
2010-09-16 02:59:25 +00:00
|
|
|
if (bootverbose)
|
2008-02-28 19:10:42 +00:00
|
|
|
device_printf(dev, "Invalid id16 (set, cur) "
|
|
|
|
"= (%u, %u)\n", id16, new_id16);
|
|
|
|
ret = ENXIO;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return (ret);
|
|
|
|
}
|
|
|
|
|
2005-03-21 06:43:25 +00:00
|
|
|
static freq_info *
|
|
|
|
est_get_current(freq_info *freq_list)
|
2005-02-20 20:27:59 +00:00
|
|
|
{
|
2005-03-21 06:43:25 +00:00
|
|
|
freq_info *f;
|
2005-02-20 20:27:59 +00:00
|
|
|
int i;
|
|
|
|
uint16_t id16;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Try a few times to get a valid value. Sometimes, if the CPU
|
|
|
|
* is in the middle of an asynchronous transition (i.e., P4TCC),
|
|
|
|
* we get a temporary invalid result.
|
|
|
|
*/
|
|
|
|
for (i = 0; i < 5; i++) {
|
2008-02-28 19:10:42 +00:00
|
|
|
est_get_id16(&id16);
|
2005-02-20 20:27:59 +00:00
|
|
|
for (f = freq_list; f->id16 != 0; f++) {
|
|
|
|
if (f->id16 == id16)
|
|
|
|
return (f);
|
|
|
|
}
|
|
|
|
DELAY(100);
|
|
|
|
}
|
|
|
|
return (NULL);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
est_settings(device_t dev, struct cf_setting *sets, int *count)
|
|
|
|
{
|
|
|
|
struct est_softc *sc;
|
2005-03-21 06:43:25 +00:00
|
|
|
freq_info *f;
|
2005-02-20 20:27:59 +00:00
|
|
|
int i;
|
|
|
|
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
if (*count < EST_MAX_SETTINGS)
|
|
|
|
return (E2BIG);
|
|
|
|
|
|
|
|
i = 0;
|
2005-02-24 20:20:11 +00:00
|
|
|
for (f = sc->freq_list; f->freq != 0; f++, i++) {
|
2005-02-20 20:27:59 +00:00
|
|
|
sets[i].freq = f->freq;
|
|
|
|
sets[i].volts = f->volts;
|
2005-03-21 06:43:25 +00:00
|
|
|
sets[i].power = f->power;
|
2005-02-20 20:27:59 +00:00
|
|
|
sets[i].lat = EST_TRANS_LAT;
|
|
|
|
sets[i].dev = dev;
|
|
|
|
}
|
2005-02-24 20:20:11 +00:00
|
|
|
*count = i;
|
2005-02-20 20:27:59 +00:00
|
|
|
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
est_set(device_t dev, const struct cf_setting *set)
|
|
|
|
{
|
|
|
|
struct est_softc *sc;
|
2005-03-21 06:43:25 +00:00
|
|
|
freq_info *f;
|
2005-02-20 20:27:59 +00:00
|
|
|
|
|
|
|
/* Find the setting matching the requested one. */
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
for (f = sc->freq_list; f->freq != 0; f++) {
|
|
|
|
if (f->freq == set->freq)
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (f->freq == 0)
|
|
|
|
return (EINVAL);
|
|
|
|
|
|
|
|
/* Read the current register, mask out the old, set the new id. */
|
2008-02-28 19:10:42 +00:00
|
|
|
est_set_id16(dev, f->id16, 0);
|
2005-02-20 20:27:59 +00:00
|
|
|
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
est_get(device_t dev, struct cf_setting *set)
|
|
|
|
{
|
|
|
|
struct est_softc *sc;
|
2005-03-21 06:43:25 +00:00
|
|
|
freq_info *f;
|
2005-02-20 20:27:59 +00:00
|
|
|
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
f = est_get_current(sc->freq_list);
|
|
|
|
if (f == NULL)
|
|
|
|
return (ENXIO);
|
|
|
|
|
|
|
|
set->freq = f->freq;
|
|
|
|
set->volts = f->volts;
|
2005-03-21 06:43:25 +00:00
|
|
|
set->power = f->power;
|
2005-02-20 20:27:59 +00:00
|
|
|
set->lat = EST_TRANS_LAT;
|
|
|
|
set->dev = dev;
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
est_type(device_t dev, int *type)
|
|
|
|
{
|
|
|
|
|
|
|
|
if (type == NULL)
|
|
|
|
return (EINVAL);
|
|
|
|
|
|
|
|
*type = CPUFREQ_TYPE_ABSOLUTE;
|
|
|
|
return (0);
|
|
|
|
}
|