2016-01-12 08:32:53 +00:00
|
|
|
/*-
|
2016-05-24 12:16:57 +00:00
|
|
|
* Copyright (c) 2015-2016 Solarflare Communications Inc.
|
2016-01-12 08:32:53 +00:00
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions are met:
|
|
|
|
*
|
|
|
|
* 1. Redistributions of source code must retain the above copyright notice,
|
|
|
|
* this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
|
|
* and/or other materials provided with the distribution.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
|
|
|
|
* THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
|
|
|
|
* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
|
|
|
* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
|
|
|
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
|
|
|
|
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
|
|
|
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
|
|
|
|
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
|
|
|
|
* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
* The views and conclusions contained in the software and documentation are
|
|
|
|
* those of the authors and should not be interpreted as representing official
|
|
|
|
* policies, either expressed or implied, of the FreeBSD Project.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <sys/cdefs.h>
|
|
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
|
|
|
|
#include "efx.h"
|
|
|
|
#include "efx_impl.h"
|
|
|
|
|
|
|
|
|
2016-05-10 07:59:23 +00:00
|
|
|
#if EFSYS_OPT_MEDFORD
|
2016-01-12 08:32:53 +00:00
|
|
|
|
2016-05-16 06:38:51 +00:00
|
|
|
static __checkReturn efx_rc_t
|
|
|
|
medford_nic_get_required_pcie_bandwidth(
|
|
|
|
__in efx_nic_t *enp,
|
|
|
|
__out uint32_t *bandwidth_mbpsp)
|
|
|
|
{
|
|
|
|
uint32_t port_modes;
|
|
|
|
uint32_t current_mode;
|
|
|
|
uint32_t bandwidth;
|
|
|
|
efx_rc_t rc;
|
|
|
|
|
|
|
|
if ((rc = efx_mcdi_get_port_modes(enp, &port_modes,
|
|
|
|
¤t_mode)) != 0) {
|
|
|
|
/* No port mode info available. */
|
|
|
|
bandwidth = 0;
|
|
|
|
goto out;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((rc = ef10_nic_get_port_mode_bandwidth(current_mode,
|
|
|
|
&bandwidth)) != 0)
|
|
|
|
goto fail1;
|
|
|
|
|
|
|
|
out:
|
|
|
|
*bandwidth_mbpsp = bandwidth;
|
|
|
|
|
|
|
|
return (0);
|
|
|
|
|
|
|
|
fail1:
|
|
|
|
EFSYS_PROBE1(fail1, efx_rc_t, rc);
|
|
|
|
|
|
|
|
return (rc);
|
|
|
|
}
|
|
|
|
|
2016-01-14 08:59:38 +00:00
|
|
|
__checkReturn efx_rc_t
|
|
|
|
medford_board_cfg(
|
|
|
|
__in efx_nic_t *enp)
|
|
|
|
{
|
|
|
|
efx_nic_cfg_t *encp = &(enp->en_nic_cfg);
|
|
|
|
uint32_t mask;
|
2016-05-17 06:26:02 +00:00
|
|
|
uint32_t sysclk, dpcpu_clk;
|
2016-01-15 15:20:26 +00:00
|
|
|
uint32_t end_padding;
|
2016-05-16 06:38:51 +00:00
|
|
|
uint32_t bandwidth;
|
2016-01-14 08:59:38 +00:00
|
|
|
efx_rc_t rc;
|
2016-01-12 08:32:53 +00:00
|
|
|
|
2016-01-14 08:59:38 +00:00
|
|
|
/*
|
|
|
|
* FIXME: Likely to be incomplete and incorrect.
|
|
|
|
* Parts of this should be shared with Huntington.
|
|
|
|
*/
|
2016-01-12 08:32:53 +00:00
|
|
|
|
2018-11-27 12:22:37 +00:00
|
|
|
/* Medford has a fixed 8Kbyte VI window size */
|
|
|
|
EFX_STATIC_ASSERT(ER_DZ_EVQ_RPTR_REG_STEP == 8192);
|
|
|
|
EFX_STATIC_ASSERT(ER_DZ_EVQ_TMR_REG_STEP == 8192);
|
|
|
|
EFX_STATIC_ASSERT(ER_DZ_RX_DESC_UPD_REG_STEP == 8192);
|
|
|
|
EFX_STATIC_ASSERT(ER_DZ_TX_DESC_UPD_REG_STEP == 8192);
|
|
|
|
EFX_STATIC_ASSERT(ER_DZ_TX_PIOBUF_STEP == 8192);
|
|
|
|
|
|
|
|
EFX_STATIC_ASSERT(1U << EFX_VI_WINDOW_SHIFT_8K == 8192);
|
|
|
|
encp->enc_vi_window_shift = EFX_VI_WINDOW_SHIFT_8K;
|
|
|
|
|
2016-06-03 05:27:34 +00:00
|
|
|
/*
|
|
|
|
* Enable firmware workarounds for hardware errata.
|
|
|
|
* Expected responses are:
|
|
|
|
* - 0 (zero):
|
|
|
|
* Success: workaround enabled or disabled as requested.
|
|
|
|
* - MC_CMD_ERR_ENOSYS (reported as ENOTSUP):
|
|
|
|
* Firmware does not support the MC_CMD_WORKAROUND request.
|
|
|
|
* (assume that the workaround is not supported).
|
|
|
|
* - MC_CMD_ERR_ENOENT (reported as ENOENT):
|
|
|
|
* Firmware does not support the requested workaround.
|
|
|
|
* - MC_CMD_ERR_EPERM (reported as EACCES):
|
|
|
|
* Unprivileged function cannot enable/disable workarounds.
|
|
|
|
*
|
|
|
|
* See efx_mcdi_request_errcode() for MCDI error translations.
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
2016-01-14 08:59:38 +00:00
|
|
|
if (EFX_PCI_FUNCTION_IS_VF(encp)) {
|
|
|
|
/*
|
2018-11-27 12:59:32 +00:00
|
|
|
* Interrupt testing does not work for VFs. See bug50084 and
|
|
|
|
* bug71432 comment 21.
|
2016-01-14 08:59:38 +00:00
|
|
|
*/
|
|
|
|
encp->enc_bug41750_workaround = B_TRUE;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Chained multicast is always enabled on Medford */
|
|
|
|
encp->enc_bug26807_workaround = B_TRUE;
|
|
|
|
|
2016-06-03 05:27:34 +00:00
|
|
|
/*
|
|
|
|
* If the bug61265 workaround is enabled, then interrupt holdoff timers
|
|
|
|
* cannot be controlled by timer table writes, so MCDI must be used
|
|
|
|
* (timer table writes can still be used for wakeup timers).
|
|
|
|
*/
|
|
|
|
rc = efx_mcdi_set_workaround(enp, MC_CMD_WORKAROUND_BUG61265, B_TRUE,
|
|
|
|
NULL);
|
|
|
|
if ((rc == 0) || (rc == EACCES))
|
|
|
|
encp->enc_bug61265_workaround = B_TRUE;
|
|
|
|
else if ((rc == ENOTSUP) || (rc == ENOENT))
|
|
|
|
encp->enc_bug61265_workaround = B_FALSE;
|
|
|
|
else
|
2018-11-28 06:55:00 +00:00
|
|
|
goto fail1;
|
2016-06-03 05:27:34 +00:00
|
|
|
|
2016-05-17 06:26:02 +00:00
|
|
|
/* Get clock frequencies (in MHz). */
|
|
|
|
if ((rc = efx_mcdi_get_clock(enp, &sysclk, &dpcpu_clk)) != 0)
|
2018-11-28 06:55:00 +00:00
|
|
|
goto fail2;
|
2016-01-14 08:59:38 +00:00
|
|
|
|
|
|
|
/*
|
2016-05-17 06:26:02 +00:00
|
|
|
* The Medford timer quantum is 1536 dpcpu_clk cycles, documented for
|
|
|
|
* the EV_TMR_VAL field of EV_TIMER_TBL. Scale for MHz and ns units.
|
2016-01-14 08:59:38 +00:00
|
|
|
*/
|
2016-05-17 06:26:02 +00:00
|
|
|
encp->enc_evq_timer_quantum_ns = 1536000UL / dpcpu_clk; /* 1536 cycles */
|
2016-01-14 08:59:38 +00:00
|
|
|
encp->enc_evq_timer_max_us = (encp->enc_evq_timer_quantum_ns <<
|
|
|
|
FRF_CZ_TC_TIMER_VAL_WIDTH) / 1000;
|
|
|
|
|
|
|
|
/* Alignment for receive packet DMA buffers */
|
|
|
|
encp->enc_rx_buf_align_start = 1;
|
|
|
|
|
2016-01-15 15:20:26 +00:00
|
|
|
/* Get the RX DMA end padding alignment configuration */
|
2016-12-28 17:50:48 +00:00
|
|
|
if ((rc = efx_mcdi_get_rxdp_config(enp, &end_padding)) != 0) {
|
|
|
|
if (rc != EACCES)
|
2018-11-28 06:55:12 +00:00
|
|
|
goto fail3;
|
2016-12-28 17:50:48 +00:00
|
|
|
|
|
|
|
/* Assume largest tail padding size supported by hardware */
|
|
|
|
end_padding = 256;
|
|
|
|
}
|
2016-01-15 15:20:26 +00:00
|
|
|
encp->enc_rx_buf_align_end = end_padding;
|
2016-01-14 08:59:38 +00:00
|
|
|
|
2018-11-22 16:15:24 +00:00
|
|
|
/*
|
|
|
|
* The maximum supported transmit queue size is 2048. TXQs with 4096
|
|
|
|
* descriptors are not supported as the top bit is used for vfifo
|
|
|
|
* stuffing.
|
|
|
|
*/
|
|
|
|
encp->enc_txq_max_ndescs = 2048;
|
|
|
|
|
2018-11-27 12:19:49 +00:00
|
|
|
EFX_STATIC_ASSERT(MEDFORD_PIOBUF_NBUFS <= EF10_MAX_PIOBUF_NBUFS);
|
2016-01-14 08:59:38 +00:00
|
|
|
encp->enc_piobuf_limit = MEDFORD_PIOBUF_NBUFS;
|
|
|
|
encp->enc_piobuf_size = MEDFORD_PIOBUF_SIZE;
|
|
|
|
encp->enc_piobuf_min_alloc_size = MEDFORD_MIN_PIO_ALLOC_SIZE;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Get the current privilege mask. Note that this may be modified
|
|
|
|
* dynamically, so this value is informational only. DO NOT use
|
|
|
|
* the privilege mask to check for sufficient privileges, as that
|
|
|
|
* can result in time-of-check/time-of-use bugs.
|
|
|
|
*/
|
2016-01-15 06:27:51 +00:00
|
|
|
if ((rc = ef10_get_privilege_mask(enp, &mask)) != 0)
|
2018-11-28 06:55:12 +00:00
|
|
|
goto fail4;
|
2016-01-14 08:59:38 +00:00
|
|
|
encp->enc_privilege_mask = mask;
|
|
|
|
|
2016-01-15 06:26:37 +00:00
|
|
|
/*
|
|
|
|
* Medford stores a single global copy of VPD, not per-PF as on
|
|
|
|
* Huntington.
|
|
|
|
*/
|
|
|
|
encp->enc_vpd_is_global = B_TRUE;
|
|
|
|
|
2016-05-16 06:38:51 +00:00
|
|
|
rc = medford_nic_get_required_pcie_bandwidth(enp, &bandwidth);
|
|
|
|
if (rc != 0)
|
2018-11-28 06:55:59 +00:00
|
|
|
goto fail5;
|
2016-05-16 06:38:51 +00:00
|
|
|
encp->enc_required_pcie_bandwidth_mbps = bandwidth;
|
|
|
|
encp->enc_max_pcie_link_gen = EFX_PCIE_LINK_SPEED_GEN3;
|
|
|
|
|
2016-01-14 08:59:38 +00:00
|
|
|
return (0);
|
|
|
|
|
|
|
|
fail5:
|
|
|
|
EFSYS_PROBE(fail5);
|
|
|
|
fail4:
|
|
|
|
EFSYS_PROBE(fail4);
|
|
|
|
fail3:
|
|
|
|
EFSYS_PROBE(fail3);
|
|
|
|
fail2:
|
|
|
|
EFSYS_PROBE(fail2);
|
|
|
|
fail1:
|
|
|
|
EFSYS_PROBE1(fail1, efx_rc_t, rc);
|
|
|
|
|
|
|
|
return (rc);
|
|
|
|
}
|
2016-01-12 08:32:53 +00:00
|
|
|
|
|
|
|
#endif /* EFSYS_OPT_MEDFORD */
|