2008-05-16 18:46:30 +00:00
|
|
|
/******************************************************************************
|
|
|
|
|
2015-03-17 18:32:28 +00:00
|
|
|
Copyright (c) 2001-2015, Intel Corporation
|
2008-05-16 18:46:30 +00:00
|
|
|
All rights reserved.
|
|
|
|
|
|
|
|
Redistribution and use in source and binary forms, with or without
|
|
|
|
modification, are permitted provided that the following conditions are met:
|
|
|
|
|
|
|
|
1. Redistributions of source code must retain the above copyright notice,
|
|
|
|
this list of conditions and the following disclaimer.
|
|
|
|
|
|
|
|
2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
notice, this list of conditions and the following disclaimer in the
|
|
|
|
documentation and/or other materials provided with the distribution.
|
|
|
|
|
|
|
|
3. Neither the name of the Intel Corporation nor the names of its
|
|
|
|
contributors may be used to endorse or promote products derived from
|
|
|
|
this software without specific prior written permission.
|
|
|
|
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
|
|
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
|
|
|
|
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
|
|
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
|
|
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
|
|
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
|
|
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
|
|
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
|
|
|
******************************************************************************/
|
|
|
|
/*$FreeBSD$*/
|
2007-07-11 23:03:16 +00:00
|
|
|
|
2008-11-26 23:41:18 +00:00
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
#ifndef _IXGBE_H_
|
|
|
|
#define _IXGBE_H_
|
|
|
|
|
|
|
|
|
|
|
|
#include <sys/param.h>
|
|
|
|
#include <sys/systm.h>
|
2012-11-30 23:13:56 +00:00
|
|
|
#ifndef IXGBE_LEGACY_TX
|
2009-06-24 18:27:07 +00:00
|
|
|
#include <sys/buf_ring.h>
|
|
|
|
#endif
|
2007-07-11 23:03:16 +00:00
|
|
|
#include <sys/mbuf.h>
|
|
|
|
#include <sys/protosw.h>
|
|
|
|
#include <sys/socket.h>
|
|
|
|
#include <sys/malloc.h>
|
|
|
|
#include <sys/kernel.h>
|
|
|
|
#include <sys/module.h>
|
|
|
|
#include <sys/sockio.h>
|
2013-10-26 17:58:36 +00:00
|
|
|
#include <sys/eventhandler.h>
|
2007-07-11 23:03:16 +00:00
|
|
|
|
|
|
|
#include <net/if.h>
|
2013-10-26 17:58:36 +00:00
|
|
|
#include <net/if_var.h>
|
2007-07-11 23:03:16 +00:00
|
|
|
#include <net/if_arp.h>
|
|
|
|
#include <net/bpf.h>
|
|
|
|
#include <net/ethernet.h>
|
|
|
|
#include <net/if_dl.h>
|
|
|
|
#include <net/if_media.h>
|
|
|
|
|
|
|
|
#include <net/bpf.h>
|
|
|
|
#include <net/if_types.h>
|
|
|
|
#include <net/if_vlan_var.h>
|
|
|
|
|
|
|
|
#include <netinet/in_systm.h>
|
|
|
|
#include <netinet/in.h>
|
|
|
|
#include <netinet/if_ether.h>
|
|
|
|
#include <netinet/ip.h>
|
|
|
|
#include <netinet/ip6.h>
|
|
|
|
#include <netinet/tcp.h>
|
2009-04-10 00:22:48 +00:00
|
|
|
#include <netinet/tcp_lro.h>
|
2007-07-11 23:03:16 +00:00
|
|
|
#include <netinet/udp.h>
|
|
|
|
|
|
|
|
#include <machine/in_cksum.h>
|
|
|
|
|
|
|
|
#include <sys/bus.h>
|
|
|
|
#include <machine/bus.h>
|
|
|
|
#include <sys/rman.h>
|
|
|
|
#include <machine/resource.h>
|
|
|
|
#include <vm/vm.h>
|
|
|
|
#include <vm/pmap.h>
|
|
|
|
#include <machine/clock.h>
|
|
|
|
#include <dev/pci/pcivar.h>
|
|
|
|
#include <dev/pci/pcireg.h>
|
|
|
|
#include <sys/proc.h>
|
|
|
|
#include <sys/sysctl.h>
|
|
|
|
#include <sys/endian.h>
|
|
|
|
#include <sys/taskqueue.h>
|
2008-05-16 18:46:30 +00:00
|
|
|
#include <sys/pcpu.h>
|
2009-06-24 18:27:07 +00:00
|
|
|
#include <sys/smp.h>
|
|
|
|
#include <machine/smp.h>
|
2015-04-30 22:53:27 +00:00
|
|
|
#include <sys/sbuf.h>
|
2007-07-11 23:03:16 +00:00
|
|
|
|
2015-06-01 17:43:34 +00:00
|
|
|
#ifdef PCI_IOV
|
|
|
|
#include <sys/nv.h>
|
|
|
|
#include <sys/iov_schema.h>
|
2015-06-01 20:05:06 +00:00
|
|
|
#include <dev/pci/pci_iov.h>
|
2015-06-01 17:43:34 +00:00
|
|
|
#endif
|
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
#include "ixgbe_api.h"
|
2015-04-30 22:53:27 +00:00
|
|
|
#include "ixgbe_common.h"
|
|
|
|
#include "ixgbe_phy.h"
|
2015-03-17 18:32:28 +00:00
|
|
|
#include "ixgbe_vf.h"
|
2007-07-11 23:03:16 +00:00
|
|
|
|
2015-06-01 17:43:34 +00:00
|
|
|
#ifdef PCI_IOV
|
|
|
|
#include "ixgbe_common.h"
|
|
|
|
#include "ixgbe_mbx.h"
|
|
|
|
#endif
|
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
/* Tunables */
|
|
|
|
|
|
|
|
/*
|
2007-09-04 02:31:35 +00:00
|
|
|
* TxDescriptors Valid Range: 64-4096 Default Value: 256 This value is the
|
2007-07-11 23:03:16 +00:00
|
|
|
* number of transmit descriptors allocated by the driver. Increasing this
|
|
|
|
* value allows the driver to queue more transmits. Each descriptor is 16
|
2007-09-04 02:31:35 +00:00
|
|
|
* bytes. Performance tests have show the 2K value to be optimal for top
|
|
|
|
* performance.
|
2007-07-11 23:03:16 +00:00
|
|
|
*/
|
2009-04-10 00:22:48 +00:00
|
|
|
#define DEFAULT_TXD 1024
|
2007-09-04 02:31:35 +00:00
|
|
|
#define PERFORM_TXD 2048
|
2007-07-11 23:03:16 +00:00
|
|
|
#define MAX_TXD 4096
|
|
|
|
#define MIN_TXD 64
|
|
|
|
|
|
|
|
/*
|
2007-09-04 02:31:35 +00:00
|
|
|
* RxDescriptors Valid Range: 64-4096 Default Value: 256 This value is the
|
|
|
|
* number of receive descriptors allocated for each RX queue. Increasing this
|
2007-07-11 23:03:16 +00:00
|
|
|
* value allows the driver to buffer more incoming packets. Each descriptor
|
2007-09-04 02:31:35 +00:00
|
|
|
* is 16 bytes. A receive buffer is also allocated for each descriptor.
|
2007-07-11 23:03:16 +00:00
|
|
|
*
|
2007-09-04 02:31:35 +00:00
|
|
|
* Note: with 8 rings and a dual port card, it is possible to bump up
|
|
|
|
* against the system mbuf pool limit, you can tune nmbclusters
|
|
|
|
* to adjust for this.
|
2007-07-11 23:03:16 +00:00
|
|
|
*/
|
2009-04-10 00:22:48 +00:00
|
|
|
#define DEFAULT_RXD 1024
|
2007-09-04 02:31:35 +00:00
|
|
|
#define PERFORM_RXD 2048
|
2007-07-11 23:03:16 +00:00
|
|
|
#define MAX_RXD 4096
|
|
|
|
#define MIN_RXD 64
|
|
|
|
|
2007-09-04 02:31:35 +00:00
|
|
|
/* Alignment for rings */
|
|
|
|
#define DBA_ALIGN 128
|
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
/*
|
|
|
|
* This parameter controls the maximum no of times the driver will loop in
|
|
|
|
* the isr. Minimum Value = 1
|
|
|
|
*/
|
2008-11-26 23:41:18 +00:00
|
|
|
#define MAX_LOOP 10
|
2007-07-11 23:03:16 +00:00
|
|
|
|
|
|
|
/*
|
2009-12-07 21:30:54 +00:00
|
|
|
* This is the max watchdog interval, ie. the time that can
|
|
|
|
* pass between any two TX clean operations, such only happening
|
|
|
|
* when the TX hardware is functioning.
|
2007-07-11 23:03:16 +00:00
|
|
|
*/
|
2009-12-07 21:30:54 +00:00
|
|
|
#define IXGBE_WATCHDOG (10 * hz)
|
2007-07-11 23:03:16 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* This parameters control when the driver calls the routine to reclaim
|
|
|
|
* transmit descriptors.
|
|
|
|
*/
|
|
|
|
#define IXGBE_TX_CLEANUP_THRESHOLD (adapter->num_tx_desc / 8)
|
|
|
|
#define IXGBE_TX_OP_THRESHOLD (adapter->num_tx_desc / 32)
|
|
|
|
|
2015-04-30 22:53:27 +00:00
|
|
|
/* These defines are used in MTU calculations */
|
|
|
|
#define IXGBE_MAX_FRAME_SIZE 9728
|
|
|
|
#define IXGBE_MTU_HDR (ETHER_HDR_LEN + ETHER_CRC_LEN + \
|
|
|
|
ETHER_VLAN_ENCAP_LEN)
|
|
|
|
#define IXGBE_MAX_MTU (IXGBE_MAX_FRAME_SIZE - IXGBE_MTU_HDR)
|
2007-07-11 23:03:16 +00:00
|
|
|
|
2007-09-04 02:31:35 +00:00
|
|
|
/* Flow control constants */
|
2009-12-07 21:30:54 +00:00
|
|
|
#define IXGBE_FC_PAUSE 0xFFFF
|
2007-09-04 02:31:35 +00:00
|
|
|
#define IXGBE_FC_HI 0x20000
|
|
|
|
#define IXGBE_FC_LO 0x10000
|
2007-07-11 23:03:16 +00:00
|
|
|
|
2012-08-31 10:07:38 +00:00
|
|
|
/*
|
|
|
|
* Used for optimizing small rx mbufs. Effort is made to keep the copy
|
|
|
|
* small and aligned for the CPU L1 cache.
|
|
|
|
*
|
|
|
|
* MHLEN is typically 168 bytes, giving us 8-byte alignment. Getting
|
|
|
|
* 32 byte alignment needed for the fast bcopy results in 8 bytes being
|
|
|
|
* wasted. Getting 64 byte alignment, which _should_ be ideal for
|
|
|
|
* modern Intel CPUs, results in 40 bytes wasted and a significant drop
|
|
|
|
* in observed efficiency of the optimization, 97.9% -> 81.8%.
|
|
|
|
*/
|
2015-02-28 14:57:57 +00:00
|
|
|
#define IXGBE_RX_COPY_HDR_PADDED ((((MPKTHSIZE - 1) / 32) + 1) * 32)
|
|
|
|
#define IXGBE_RX_COPY_LEN (MSIZE - IXGBE_RX_COPY_HDR_PADDED)
|
|
|
|
#define IXGBE_RX_COPY_ALIGN (IXGBE_RX_COPY_HDR_PADDED - MPKTHSIZE)
|
2012-08-31 10:07:38 +00:00
|
|
|
|
2011-04-28 23:21:40 +00:00
|
|
|
/* Keep older OS drivers building... */
|
|
|
|
#if !defined(SYSCTL_ADD_UQUAD)
|
|
|
|
#define SYSCTL_ADD_UQUAD SYSCTL_ADD_QUAD
|
|
|
|
#endif
|
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
/* Defines for printing debug information */
|
|
|
|
#define DEBUG_INIT 0
|
|
|
|
#define DEBUG_IOCTL 0
|
|
|
|
#define DEBUG_HW 0
|
|
|
|
|
|
|
|
#define INIT_DEBUGOUT(S) if (DEBUG_INIT) printf(S "\n")
|
|
|
|
#define INIT_DEBUGOUT1(S, A) if (DEBUG_INIT) printf(S "\n", A)
|
|
|
|
#define INIT_DEBUGOUT2(S, A, B) if (DEBUG_INIT) printf(S "\n", A, B)
|
|
|
|
#define IOCTL_DEBUGOUT(S) if (DEBUG_IOCTL) printf(S "\n")
|
|
|
|
#define IOCTL_DEBUGOUT1(S, A) if (DEBUG_IOCTL) printf(S "\n", A)
|
|
|
|
#define IOCTL_DEBUGOUT2(S, A, B) if (DEBUG_IOCTL) printf(S "\n", A, B)
|
|
|
|
#define HW_DEBUGOUT(S) if (DEBUG_HW) printf(S "\n")
|
|
|
|
#define HW_DEBUGOUT1(S, A) if (DEBUG_HW) printf(S "\n", A)
|
|
|
|
#define HW_DEBUGOUT2(S, A, B) if (DEBUG_HW) printf(S "\n", A, B)
|
|
|
|
|
|
|
|
#define MAX_NUM_MULTICAST_ADDRESSES 128
|
2009-04-10 00:22:48 +00:00
|
|
|
#define IXGBE_82598_SCATTER 100
|
|
|
|
#define IXGBE_82599_SCATTER 32
|
2008-11-26 23:41:18 +00:00
|
|
|
#define MSIX_82598_BAR 3
|
|
|
|
#define MSIX_82599_BAR 4
|
2012-04-23 22:05:09 +00:00
|
|
|
#define IXGBE_TSO_SIZE 262140
|
2007-07-11 23:03:16 +00:00
|
|
|
#define IXGBE_TX_BUFFER_SIZE ((u32) 1514)
|
2010-03-27 00:21:40 +00:00
|
|
|
#define IXGBE_RX_HDR 128
|
2009-06-24 18:27:07 +00:00
|
|
|
#define IXGBE_VFTA_SIZE 128
|
|
|
|
#define IXGBE_BR_SIZE 4096
|
2012-01-30 16:42:02 +00:00
|
|
|
#define IXGBE_QUEUE_MIN_FREE 32
|
2015-03-17 18:32:28 +00:00
|
|
|
#define IXGBE_MAX_TX_BUSY 10
|
|
|
|
#define IXGBE_QUEUE_HUNG 0x80000000
|
|
|
|
|
|
|
|
#define IXV_EITR_DEFAULT 128
|
2010-03-30 19:09:18 +00:00
|
|
|
|
|
|
|
/* Offload bits in mbuf flag */
|
|
|
|
#if __FreeBSD_version >= 800000
|
|
|
|
#define CSUM_OFFLOAD (CSUM_IP|CSUM_TCP|CSUM_UDP|CSUM_SCTP)
|
|
|
|
#else
|
|
|
|
#define CSUM_OFFLOAD (CSUM_IP|CSUM_TCP|CSUM_UDP)
|
|
|
|
#endif
|
2007-07-11 23:03:16 +00:00
|
|
|
|
2015-03-17 18:32:28 +00:00
|
|
|
/* Backward compatibility items for very old versions */
|
|
|
|
#ifndef pci_find_cap
|
|
|
|
#define pci_find_cap pci_find_extcap
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifndef DEVMETHOD_END
|
|
|
|
#define DEVMETHOD_END { NULL, NULL }
|
|
|
|
#endif
|
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
/*
|
|
|
|
* Interrupt Moderation parameters
|
|
|
|
*/
|
2008-11-26 23:41:18 +00:00
|
|
|
#define IXGBE_LOW_LATENCY 128
|
|
|
|
#define IXGBE_AVE_LATENCY 400
|
|
|
|
#define IXGBE_BULK_LATENCY 1200
|
|
|
|
#define IXGBE_LINK_ITR 2000
|
|
|
|
|
2015-04-30 22:53:27 +00:00
|
|
|
/* MAC type macros */
|
|
|
|
#define IXGBE_IS_X550VF(_adapter) \
|
|
|
|
((_adapter->hw.mac.type == ixgbe_mac_X550_vf) || \
|
|
|
|
(_adapter->hw.mac.type == ixgbe_mac_X550EM_x_vf))
|
|
|
|
|
|
|
|
#define IXGBE_IS_VF(_adapter) \
|
|
|
|
(IXGBE_IS_X550VF(_adapter) || \
|
|
|
|
(_adapter->hw.mac.type == ixgbe_mac_X540_vf) || \
|
|
|
|
(_adapter->hw.mac.type == ixgbe_mac_82599_vf))
|
|
|
|
|
2015-06-01 17:43:34 +00:00
|
|
|
#ifdef PCI_IOV
|
|
|
|
#define IXGBE_VF_INDEX(vmdq) ((vmdq) / 32)
|
|
|
|
#define IXGBE_VF_BIT(vmdq) (1 << ((vmdq) % 32))
|
|
|
|
|
|
|
|
#define IXGBE_VT_MSG_MASK 0xFFFF
|
|
|
|
|
|
|
|
#define IXGBE_VT_MSGINFO(msg) \
|
|
|
|
(((msg) & IXGBE_VT_MSGINFO_MASK) >> IXGBE_VT_MSGINFO_SHIFT)
|
|
|
|
|
|
|
|
#define IXGBE_VF_GET_QUEUES_RESP_LEN 5
|
|
|
|
|
|
|
|
#define IXGBE_API_VER_1_0 0
|
|
|
|
#define IXGBE_API_VER_2_0 1 /* Solaris API. Not supported. */
|
|
|
|
#define IXGBE_API_VER_1_1 2
|
|
|
|
#define IXGBE_API_VER_UNKNOWN UINT16_MAX
|
|
|
|
|
|
|
|
enum ixgbe_iov_mode {
|
|
|
|
IXGBE_64_VM,
|
|
|
|
IXGBE_32_VM,
|
|
|
|
IXGBE_NO_VM
|
|
|
|
};
|
|
|
|
#endif /* PCI_IOV */
|
|
|
|
|
2015-04-30 22:53:27 +00:00
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
/*
|
2008-11-26 23:41:18 +00:00
|
|
|
*****************************************************************************
|
2007-07-11 23:03:16 +00:00
|
|
|
* vendor_info_array
|
|
|
|
*
|
|
|
|
* This array contains the list of Subvendor/Subdevice IDs on which the driver
|
|
|
|
* should load.
|
|
|
|
*
|
2008-11-26 23:41:18 +00:00
|
|
|
*****************************************************************************
|
2007-07-11 23:03:16 +00:00
|
|
|
*/
|
|
|
|
typedef struct _ixgbe_vendor_info_t {
|
|
|
|
unsigned int vendor_id;
|
|
|
|
unsigned int device_id;
|
|
|
|
unsigned int subvendor_id;
|
|
|
|
unsigned int subdevice_id;
|
|
|
|
unsigned int index;
|
2008-11-26 23:41:18 +00:00
|
|
|
} ixgbe_vendor_info_t;
|
2007-07-11 23:03:16 +00:00
|
|
|
|
2015-06-01 17:43:34 +00:00
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
struct ixgbe_tx_buf {
|
2012-12-01 00:11:24 +00:00
|
|
|
union ixgbe_adv_tx_desc *eop;
|
2007-07-11 23:03:16 +00:00
|
|
|
struct mbuf *m_head;
|
|
|
|
bus_dmamap_t map;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct ixgbe_rx_buf {
|
2012-11-30 22:19:18 +00:00
|
|
|
struct mbuf *buf;
|
2010-03-27 00:21:40 +00:00
|
|
|
struct mbuf *fmp;
|
2012-12-20 22:26:03 +00:00
|
|
|
bus_dmamap_t pmap;
|
2012-08-31 10:07:38 +00:00
|
|
|
u_int flags;
|
|
|
|
#define IXGBE_RX_COPY 0x01
|
2012-11-30 22:19:18 +00:00
|
|
|
uint64_t addr;
|
2007-07-11 23:03:16 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Bus dma allocation structure used by ixgbe_dma_malloc and ixgbe_dma_free.
|
|
|
|
*/
|
|
|
|
struct ixgbe_dma_alloc {
|
|
|
|
bus_addr_t dma_paddr;
|
|
|
|
caddr_t dma_vaddr;
|
|
|
|
bus_dma_tag_t dma_tag;
|
|
|
|
bus_dmamap_t dma_map;
|
|
|
|
bus_dma_segment_t dma_seg;
|
|
|
|
bus_size_t dma_size;
|
|
|
|
int dma_nseg;
|
|
|
|
};
|
|
|
|
|
2015-06-01 17:43:34 +00:00
|
|
|
struct ixgbe_mc_addr {
|
|
|
|
u8 addr[IXGBE_ETH_LENGTH_OF_ADDRESS];
|
|
|
|
u32 vmdq;
|
|
|
|
};
|
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
/*
|
2010-03-27 00:21:40 +00:00
|
|
|
** Driver queue struct: this is the interrupt container
|
|
|
|
** for the associated tx and rx ring.
|
|
|
|
*/
|
|
|
|
struct ix_queue {
|
|
|
|
struct adapter *adapter;
|
|
|
|
u32 msix; /* This queue's MSIX vector */
|
|
|
|
u32 eims; /* This queue's EIMS bit */
|
|
|
|
u32 eitr_setting;
|
2015-03-17 18:32:28 +00:00
|
|
|
u32 me;
|
2010-03-27 00:21:40 +00:00
|
|
|
struct resource *res;
|
|
|
|
void *tag;
|
2015-03-17 18:32:28 +00:00
|
|
|
int busy;
|
2010-03-27 00:21:40 +00:00
|
|
|
struct tx_ring *txr;
|
|
|
|
struct rx_ring *rxr;
|
|
|
|
struct task que_task;
|
|
|
|
struct taskqueue *tq;
|
|
|
|
u64 irqs;
|
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The transmit ring, one per queue
|
2007-07-11 23:03:16 +00:00
|
|
|
*/
|
|
|
|
struct tx_ring {
|
|
|
|
struct adapter *adapter;
|
2008-05-16 18:46:30 +00:00
|
|
|
struct mtx tx_mtx;
|
2007-07-11 23:03:16 +00:00
|
|
|
u32 me;
|
2015-03-17 18:32:28 +00:00
|
|
|
u32 tail;
|
|
|
|
int busy;
|
2012-11-30 23:45:55 +00:00
|
|
|
union ixgbe_adv_tx_desc *tx_base;
|
|
|
|
struct ixgbe_tx_buf *tx_buffers;
|
|
|
|
struct ixgbe_dma_alloc txdma;
|
|
|
|
volatile u16 tx_avail;
|
|
|
|
u16 next_avail_desc;
|
|
|
|
u16 next_to_clean;
|
|
|
|
u16 num_desc;
|
2008-05-16 18:46:30 +00:00
|
|
|
u32 txd_cmd;
|
2007-07-11 23:03:16 +00:00
|
|
|
bus_dma_tag_t txtag;
|
2008-11-26 23:41:18 +00:00
|
|
|
char mtx_name[16];
|
2012-11-30 23:13:56 +00:00
|
|
|
#ifndef IXGBE_LEGACY_TX
|
2009-06-24 18:27:07 +00:00
|
|
|
struct buf_ring *br;
|
2012-09-26 18:11:43 +00:00
|
|
|
struct task txq_task;
|
2009-06-24 18:27:07 +00:00
|
|
|
#endif
|
2009-12-07 21:30:54 +00:00
|
|
|
#ifdef IXGBE_FDIR
|
|
|
|
u16 atr_sample;
|
|
|
|
u16 atr_count;
|
|
|
|
#endif
|
2010-03-27 00:21:40 +00:00
|
|
|
u32 bytes; /* used for AIM */
|
|
|
|
u32 packets;
|
2008-05-16 18:46:30 +00:00
|
|
|
/* Soft Stats */
|
2012-11-30 23:45:55 +00:00
|
|
|
unsigned long tso_tx;
|
2015-04-30 22:53:27 +00:00
|
|
|
unsigned long no_tx_map_avail;
|
2012-11-30 23:45:55 +00:00
|
|
|
unsigned long no_tx_dma_setup;
|
2010-03-27 00:21:40 +00:00
|
|
|
u64 no_desc_avail;
|
2008-11-26 23:41:18 +00:00
|
|
|
u64 total_packets;
|
2007-07-11 23:03:16 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The Receive ring, one per rx queue
|
|
|
|
*/
|
|
|
|
struct rx_ring {
|
2008-05-16 18:46:30 +00:00
|
|
|
struct adapter *adapter;
|
|
|
|
struct mtx rx_mtx;
|
|
|
|
u32 me;
|
2015-03-17 18:32:28 +00:00
|
|
|
u32 tail;
|
2008-05-16 18:46:30 +00:00
|
|
|
union ixgbe_adv_rx_desc *rx_base;
|
|
|
|
struct ixgbe_dma_alloc rxdma;
|
|
|
|
struct lro_ctrl lro;
|
2009-06-24 18:27:07 +00:00
|
|
|
bool lro_enabled;
|
2009-12-07 21:30:54 +00:00
|
|
|
bool hw_rsc;
|
2012-01-30 16:42:02 +00:00
|
|
|
bool vtag_strip;
|
2012-11-30 23:45:55 +00:00
|
|
|
u16 next_to_refresh;
|
|
|
|
u16 next_to_check;
|
|
|
|
u16 num_desc;
|
|
|
|
u16 mbuf_sz;
|
2010-03-27 00:21:40 +00:00
|
|
|
char mtx_name[16];
|
2008-05-16 18:46:30 +00:00
|
|
|
struct ixgbe_rx_buf *rx_buffers;
|
2012-12-20 22:26:03 +00:00
|
|
|
bus_dma_tag_t ptag;
|
2008-11-26 23:41:18 +00:00
|
|
|
|
|
|
|
u32 bytes; /* Used for AIM calc */
|
2010-03-27 00:21:40 +00:00
|
|
|
u32 packets;
|
2009-06-24 18:27:07 +00:00
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
/* Soft stats */
|
2008-05-16 18:46:30 +00:00
|
|
|
u64 rx_irq;
|
2012-08-31 10:07:38 +00:00
|
|
|
u64 rx_copies;
|
2008-11-26 23:41:18 +00:00
|
|
|
u64 rx_packets;
|
|
|
|
u64 rx_bytes;
|
2010-03-27 00:21:40 +00:00
|
|
|
u64 rx_discarded;
|
2009-12-07 21:30:54 +00:00
|
|
|
u64 rsc_num;
|
|
|
|
#ifdef IXGBE_FDIR
|
|
|
|
u64 flm;
|
|
|
|
#endif
|
2007-07-11 23:03:16 +00:00
|
|
|
};
|
|
|
|
|
2015-06-01 17:43:34 +00:00
|
|
|
#ifdef PCI_IOV
|
|
|
|
#define IXGBE_VF_CTS (1 << 0) /* VF is clear to send. */
|
|
|
|
#define IXGBE_VF_CAP_MAC (1 << 1) /* VF is permitted to change MAC. */
|
|
|
|
#define IXGBE_VF_CAP_VLAN (1 << 2) /* VF is permitted to join vlans. */
|
|
|
|
#define IXGBE_VF_ACTIVE (1 << 3) /* VF is active. */
|
|
|
|
|
|
|
|
#define IXGBE_MAX_VF_MC 30 /* Max number of multicast entries */
|
|
|
|
|
|
|
|
struct ixgbe_vf {
|
|
|
|
u_int pool;
|
|
|
|
u_int rar_index;
|
|
|
|
u_int max_frame_size;
|
|
|
|
uint32_t flags;
|
|
|
|
uint8_t ether_addr[ETHER_ADDR_LEN];
|
|
|
|
uint16_t mc_hash[IXGBE_MAX_VF_MC];
|
|
|
|
uint16_t num_mc_hashes;
|
|
|
|
uint16_t default_vlan;
|
|
|
|
uint16_t vlan_tag;
|
|
|
|
uint16_t api_ver;
|
|
|
|
};
|
|
|
|
#endif /* PCI_IOV */
|
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
/* Our adapter structure */
|
|
|
|
struct adapter {
|
2010-03-27 00:21:40 +00:00
|
|
|
struct ifnet *ifp;
|
|
|
|
struct ixgbe_hw hw;
|
2007-07-11 23:03:16 +00:00
|
|
|
|
|
|
|
struct ixgbe_osdep osdep;
|
2010-03-27 00:21:40 +00:00
|
|
|
struct device *dev;
|
2008-05-16 18:46:30 +00:00
|
|
|
|
2010-03-27 00:21:40 +00:00
|
|
|
struct resource *pci_mem;
|
|
|
|
struct resource *msix_mem;
|
2007-07-11 23:03:16 +00:00
|
|
|
|
|
|
|
/*
|
2009-06-24 18:27:07 +00:00
|
|
|
* Interrupt resources: this set is
|
|
|
|
* either used for legacy, or for Link
|
|
|
|
* when doing MSIX
|
2007-07-11 23:03:16 +00:00
|
|
|
*/
|
2010-03-27 00:21:40 +00:00
|
|
|
void *tag;
|
|
|
|
struct resource *res;
|
2007-07-11 23:03:16 +00:00
|
|
|
|
2010-03-27 00:21:40 +00:00
|
|
|
struct ifmedia media;
|
|
|
|
struct callout timer;
|
|
|
|
int msix;
|
|
|
|
int if_flags;
|
2008-05-16 18:46:30 +00:00
|
|
|
|
2010-03-27 00:21:40 +00:00
|
|
|
struct mtx core_mtx;
|
2008-05-16 18:46:30 +00:00
|
|
|
|
2010-03-27 00:21:40 +00:00
|
|
|
eventhandler_tag vlan_attach;
|
|
|
|
eventhandler_tag vlan_detach;
|
2009-06-24 18:27:07 +00:00
|
|
|
|
2010-03-27 00:21:40 +00:00
|
|
|
u16 num_vlans;
|
|
|
|
u16 num_queues;
|
2009-06-24 18:27:07 +00:00
|
|
|
|
2010-11-26 22:46:32 +00:00
|
|
|
/*
|
|
|
|
** Shadow VFTA table, this is needed because
|
|
|
|
** the real vlan filter table gets cleared during
|
|
|
|
** a soft reset and the driver needs to be able
|
|
|
|
** to repopulate it.
|
|
|
|
*/
|
|
|
|
u32 shadow_vfta[IXGBE_VFTA_SIZE];
|
|
|
|
|
|
|
|
/* Info about the interface */
|
2010-03-27 00:21:40 +00:00
|
|
|
u32 optics;
|
2012-01-30 16:42:02 +00:00
|
|
|
u32 fc; /* local flow ctrl setting */
|
2010-06-30 16:28:28 +00:00
|
|
|
int advertise; /* link speeds */
|
2010-03-27 00:21:40 +00:00
|
|
|
bool link_active;
|
|
|
|
u16 max_frame_size;
|
2011-01-19 19:36:27 +00:00
|
|
|
u16 num_segs;
|
2010-03-27 00:21:40 +00:00
|
|
|
u32 link_speed;
|
|
|
|
bool link_up;
|
2015-03-17 18:32:28 +00:00
|
|
|
u32 vector;
|
2015-04-30 22:53:27 +00:00
|
|
|
u16 dmac;
|
|
|
|
bool eee_enabled;
|
2015-06-01 17:43:34 +00:00
|
|
|
u32 phy_layer;
|
2015-04-30 22:53:27 +00:00
|
|
|
|
|
|
|
/* Power management-related */
|
|
|
|
bool wol_support;
|
|
|
|
u32 wufc;
|
2007-07-11 23:03:16 +00:00
|
|
|
|
2008-11-26 23:41:18 +00:00
|
|
|
/* Mbuf cluster size */
|
2010-03-27 00:21:40 +00:00
|
|
|
u32 rx_mbuf_sz;
|
2008-11-26 23:41:18 +00:00
|
|
|
|
2009-04-10 00:22:48 +00:00
|
|
|
/* Support for pluggable optics */
|
2010-03-27 00:21:40 +00:00
|
|
|
bool sfp_probe;
|
|
|
|
struct task link_task; /* Link tasklet */
|
|
|
|
struct task mod_task; /* SFP tasklet */
|
|
|
|
struct task msf_task; /* Multispeed Fiber */
|
2015-06-01 17:43:34 +00:00
|
|
|
#ifdef PCI_IOV
|
|
|
|
struct task mbx_task; /* VF -> PF mailbox interrupt */
|
|
|
|
#endif /* PCI_IOV */
|
2009-12-07 21:30:54 +00:00
|
|
|
#ifdef IXGBE_FDIR
|
|
|
|
int fdir_reinit;
|
|
|
|
struct task fdir_task;
|
|
|
|
#endif
|
2015-04-30 22:53:27 +00:00
|
|
|
struct task phy_task; /* PHY intr tasklet */
|
2009-04-10 00:22:48 +00:00
|
|
|
struct taskqueue *tq;
|
2007-07-11 23:03:16 +00:00
|
|
|
|
2010-03-27 00:21:40 +00:00
|
|
|
/*
|
|
|
|
** Queues:
|
|
|
|
** This is the irq holder, it has
|
|
|
|
** and RX/TX pair or rings associated
|
|
|
|
** with it.
|
|
|
|
*/
|
|
|
|
struct ix_queue *queues;
|
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
/*
|
|
|
|
* Transmit rings:
|
|
|
|
* Allocated at run time, an array of rings.
|
|
|
|
*/
|
2010-03-27 00:21:40 +00:00
|
|
|
struct tx_ring *tx_rings;
|
2012-11-30 23:45:55 +00:00
|
|
|
u32 num_tx_desc;
|
2015-10-13 17:34:18 +00:00
|
|
|
u32 tx_process_limit;
|
2007-07-11 23:03:16 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Receive rings:
|
|
|
|
* Allocated at run time, an array of rings.
|
|
|
|
*/
|
2010-03-27 00:21:40 +00:00
|
|
|
struct rx_ring *rx_rings;
|
2015-03-17 18:32:28 +00:00
|
|
|
u64 active_queues;
|
2012-11-30 23:45:55 +00:00
|
|
|
u32 num_rx_desc;
|
2015-10-13 17:34:18 +00:00
|
|
|
u32 rx_process_limit;
|
2009-04-10 00:22:48 +00:00
|
|
|
|
2010-11-27 00:00:33 +00:00
|
|
|
/* Multicast array memory */
|
2015-06-01 17:43:34 +00:00
|
|
|
struct ixgbe_mc_addr *mta;
|
|
|
|
int num_vfs;
|
|
|
|
int pool;
|
|
|
|
#ifdef PCI_IOV
|
|
|
|
struct ixgbe_vf *vfs;
|
|
|
|
#endif
|
2015-07-15 01:02:01 +00:00
|
|
|
#ifdef DEV_NETMAP
|
|
|
|
void (*init_locked)(struct adapter *);
|
|
|
|
void (*stop_locked)(void *);
|
|
|
|
#endif
|
2013-06-18 21:28:19 +00:00
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
/* Misc stats maintained by the driver */
|
2010-03-27 00:21:40 +00:00
|
|
|
unsigned long dropped_pkts;
|
|
|
|
unsigned long mbuf_defrag_failed;
|
|
|
|
unsigned long mbuf_header_failed;
|
|
|
|
unsigned long mbuf_packet_failed;
|
|
|
|
unsigned long watchdog_events;
|
2015-04-30 22:53:27 +00:00
|
|
|
unsigned long link_irq;
|
2015-03-17 18:32:28 +00:00
|
|
|
union {
|
|
|
|
struct ixgbe_hw_stats pf;
|
|
|
|
struct ixgbevf_hw_stats vf;
|
|
|
|
} stats;
|
|
|
|
#if __FreeBSD_version >= 1100036
|
|
|
|
/* counter(9) stats */
|
|
|
|
u64 ipackets;
|
|
|
|
u64 ierrors;
|
|
|
|
u64 opackets;
|
|
|
|
u64 oerrors;
|
|
|
|
u64 ibytes;
|
|
|
|
u64 obytes;
|
|
|
|
u64 imcasts;
|
|
|
|
u64 omcasts;
|
|
|
|
u64 iqdrops;
|
|
|
|
u64 noproto;
|
|
|
|
#endif
|
2007-07-11 23:03:16 +00:00
|
|
|
};
|
|
|
|
|
2013-06-18 21:28:19 +00:00
|
|
|
|
2009-04-10 00:22:48 +00:00
|
|
|
/* Precision Time Sync (IEEE 1588) defines */
|
|
|
|
#define ETHERTYPE_IEEE1588 0x88F7
|
|
|
|
#define PICOSECS_PER_TICK 20833
|
|
|
|
#define TSYNC_UDP_PORT 319 /* UDP port for the protocol */
|
|
|
|
#define IXGBE_ADVTXD_TSTAMP 0x00080000
|
|
|
|
|
|
|
|
|
2008-05-16 18:46:30 +00:00
|
|
|
#define IXGBE_CORE_LOCK_INIT(_sc, _name) \
|
|
|
|
mtx_init(&(_sc)->core_mtx, _name, "IXGBE Core Lock", MTX_DEF)
|
|
|
|
#define IXGBE_CORE_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->core_mtx)
|
2009-12-07 21:30:54 +00:00
|
|
|
#define IXGBE_TX_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->tx_mtx)
|
|
|
|
#define IXGBE_RX_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->rx_mtx)
|
2008-05-16 18:46:30 +00:00
|
|
|
#define IXGBE_CORE_LOCK(_sc) mtx_lock(&(_sc)->core_mtx)
|
2009-12-07 21:30:54 +00:00
|
|
|
#define IXGBE_TX_LOCK(_sc) mtx_lock(&(_sc)->tx_mtx)
|
|
|
|
#define IXGBE_TX_TRYLOCK(_sc) mtx_trylock(&(_sc)->tx_mtx)
|
|
|
|
#define IXGBE_RX_LOCK(_sc) mtx_lock(&(_sc)->rx_mtx)
|
2008-05-16 18:46:30 +00:00
|
|
|
#define IXGBE_CORE_UNLOCK(_sc) mtx_unlock(&(_sc)->core_mtx)
|
|
|
|
#define IXGBE_TX_UNLOCK(_sc) mtx_unlock(&(_sc)->tx_mtx)
|
|
|
|
#define IXGBE_RX_UNLOCK(_sc) mtx_unlock(&(_sc)->rx_mtx)
|
|
|
|
#define IXGBE_CORE_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->core_mtx, MA_OWNED)
|
|
|
|
#define IXGBE_TX_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->tx_mtx, MA_OWNED)
|
|
|
|
|
2013-06-18 21:28:19 +00:00
|
|
|
/* For backward compatibility */
|
|
|
|
#if !defined(PCIER_LINK_STA)
|
|
|
|
#define PCIER_LINK_STA PCIR_EXPRESS_LINK_STA
|
|
|
|
#endif
|
2008-05-16 18:46:30 +00:00
|
|
|
|
2015-03-17 18:32:28 +00:00
|
|
|
/* Stats macros */
|
|
|
|
#if __FreeBSD_version >= 1100036
|
|
|
|
#define IXGBE_SET_IPACKETS(sc, count) (sc)->ipackets = (count)
|
|
|
|
#define IXGBE_SET_IERRORS(sc, count) (sc)->ierrors = (count)
|
|
|
|
#define IXGBE_SET_OPACKETS(sc, count) (sc)->opackets = (count)
|
|
|
|
#define IXGBE_SET_OERRORS(sc, count) (sc)->oerrors = (count)
|
|
|
|
#define IXGBE_SET_COLLISIONS(sc, count)
|
|
|
|
#define IXGBE_SET_IBYTES(sc, count) (sc)->ibytes = (count)
|
|
|
|
#define IXGBE_SET_OBYTES(sc, count) (sc)->obytes = (count)
|
|
|
|
#define IXGBE_SET_IMCASTS(sc, count) (sc)->imcasts = (count)
|
|
|
|
#define IXGBE_SET_OMCASTS(sc, count) (sc)->omcasts = (count)
|
|
|
|
#define IXGBE_SET_IQDROPS(sc, count) (sc)->iqdrops = (count)
|
|
|
|
#else
|
|
|
|
#define IXGBE_SET_IPACKETS(sc, count) (sc)->ifp->if_ipackets = (count)
|
|
|
|
#define IXGBE_SET_IERRORS(sc, count) (sc)->ifp->if_ierrors = (count)
|
|
|
|
#define IXGBE_SET_OPACKETS(sc, count) (sc)->ifp->if_opackets = (count)
|
|
|
|
#define IXGBE_SET_OERRORS(sc, count) (sc)->ifp->if_oerrors = (count)
|
|
|
|
#define IXGBE_SET_COLLISIONS(sc, count) (sc)->ifp->if_collisions = (count)
|
|
|
|
#define IXGBE_SET_IBYTES(sc, count) (sc)->ifp->if_ibytes = (count)
|
|
|
|
#define IXGBE_SET_OBYTES(sc, count) (sc)->ifp->if_obytes = (count)
|
|
|
|
#define IXGBE_SET_IMCASTS(sc, count) (sc)->ifp->if_imcasts = (count)
|
|
|
|
#define IXGBE_SET_OMCASTS(sc, count) (sc)->ifp->if_omcasts = (count)
|
|
|
|
#define IXGBE_SET_IQDROPS(sc, count) (sc)->ifp->if_iqdrops = (count)
|
|
|
|
#endif
|
|
|
|
|
2015-04-30 22:53:27 +00:00
|
|
|
/* External PHY register addresses */
|
|
|
|
#define IXGBE_PHY_CURRENT_TEMP 0xC820
|
|
|
|
#define IXGBE_PHY_OVERTEMP_STATUS 0xC830
|
|
|
|
|
2015-03-17 18:32:28 +00:00
|
|
|
/* Sysctl help messages; displayed with sysctl -d */
|
|
|
|
#define IXGBE_SYSCTL_DESC_ADV_SPEED \
|
|
|
|
"\nControl advertised link speed using these flags:\n" \
|
|
|
|
"\t0x1 - advertise 100M\n" \
|
|
|
|
"\t0x2 - advertise 1G\n" \
|
2015-04-30 22:53:27 +00:00
|
|
|
"\t0x4 - advertise 10G\n\n" \
|
|
|
|
"\t100M is only supported on certain 10GBaseT adapters.\n"
|
2015-03-17 18:32:28 +00:00
|
|
|
|
|
|
|
#define IXGBE_SYSCTL_DESC_SET_FC \
|
|
|
|
"\nSet flow control mode using these values:\n" \
|
|
|
|
"\t0 - off\n" \
|
|
|
|
"\t1 - rx pause\n" \
|
|
|
|
"\t2 - tx pause\n" \
|
|
|
|
"\t3 - tx and rx pause"
|
|
|
|
|
2009-04-10 00:22:48 +00:00
|
|
|
static inline bool
|
|
|
|
ixgbe_is_sfp(struct ixgbe_hw *hw)
|
|
|
|
{
|
|
|
|
switch (hw->phy.type) {
|
|
|
|
case ixgbe_phy_sfp_avago:
|
|
|
|
case ixgbe_phy_sfp_ftl:
|
|
|
|
case ixgbe_phy_sfp_intel:
|
|
|
|
case ixgbe_phy_sfp_unknown:
|
2010-03-27 00:21:40 +00:00
|
|
|
case ixgbe_phy_sfp_passive_tyco:
|
|
|
|
case ixgbe_phy_sfp_passive_unknown:
|
2015-03-17 18:32:28 +00:00
|
|
|
case ixgbe_phy_qsfp_passive_unknown:
|
|
|
|
case ixgbe_phy_qsfp_active_unknown:
|
|
|
|
case ixgbe_phy_qsfp_intel:
|
|
|
|
case ixgbe_phy_qsfp_unknown:
|
2009-04-10 00:22:48 +00:00
|
|
|
return TRUE;
|
|
|
|
default:
|
|
|
|
return FALSE;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-06-03 00:00:45 +00:00
|
|
|
/* Workaround to make 8.0 buildable */
|
2011-01-07 22:58:12 +00:00
|
|
|
#if __FreeBSD_version >= 800000 && __FreeBSD_version < 800504
|
2010-06-03 00:00:45 +00:00
|
|
|
static __inline int
|
|
|
|
drbr_needs_enqueue(struct ifnet *ifp, struct buf_ring *br)
|
|
|
|
{
|
|
|
|
#ifdef ALTQ
|
|
|
|
if (ALTQ_IS_ENABLED(&ifp->if_snd))
|
|
|
|
return (1);
|
|
|
|
#endif
|
|
|
|
return (!buf_ring_empty(br));
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2011-04-25 23:34:21 +00:00
|
|
|
/*
|
|
|
|
** Find the number of unrefreshed RX descriptors
|
|
|
|
*/
|
|
|
|
static inline u16
|
|
|
|
ixgbe_rx_unrefreshed(struct rx_ring *rxr)
|
|
|
|
{
|
|
|
|
if (rxr->next_to_check > rxr->next_to_refresh)
|
|
|
|
return (rxr->next_to_check - rxr->next_to_refresh - 1);
|
|
|
|
else
|
2012-11-30 23:45:55 +00:00
|
|
|
return ((rxr->num_desc + rxr->next_to_check) -
|
2011-04-25 23:34:21 +00:00
|
|
|
rxr->next_to_refresh - 1);
|
|
|
|
}
|
|
|
|
|
2015-03-17 18:32:28 +00:00
|
|
|
/*
|
|
|
|
** This checks for a zero mac addr, something that will be likely
|
|
|
|
** unless the Admin on the Host has created one.
|
|
|
|
*/
|
|
|
|
static inline bool
|
|
|
|
ixv_check_ether_addr(u8 *addr)
|
|
|
|
{
|
|
|
|
bool status = TRUE;
|
|
|
|
|
|
|
|
if ((addr[0] == 0 && addr[1]== 0 && addr[2] == 0 &&
|
|
|
|
addr[3] == 0 && addr[4]== 0 && addr[5] == 0))
|
|
|
|
status = FALSE;
|
|
|
|
return (status);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Shared Prototypes */
|
|
|
|
|
|
|
|
#ifdef IXGBE_LEGACY_TX
|
|
|
|
void ixgbe_start(struct ifnet *);
|
|
|
|
void ixgbe_start_locked(struct tx_ring *, struct ifnet *);
|
|
|
|
#else /* ! IXGBE_LEGACY_TX */
|
|
|
|
int ixgbe_mq_start(struct ifnet *, struct mbuf *);
|
|
|
|
int ixgbe_mq_start_locked(struct ifnet *, struct tx_ring *);
|
|
|
|
void ixgbe_qflush(struct ifnet *);
|
|
|
|
void ixgbe_deferred_mq_start(void *, int);
|
|
|
|
#endif /* IXGBE_LEGACY_TX */
|
|
|
|
|
|
|
|
int ixgbe_allocate_queues(struct adapter *);
|
|
|
|
int ixgbe_allocate_transmit_buffers(struct tx_ring *);
|
|
|
|
int ixgbe_setup_transmit_structures(struct adapter *);
|
|
|
|
void ixgbe_free_transmit_structures(struct adapter *);
|
|
|
|
int ixgbe_allocate_receive_buffers(struct rx_ring *);
|
|
|
|
int ixgbe_setup_receive_structures(struct adapter *);
|
|
|
|
void ixgbe_free_receive_structures(struct adapter *);
|
|
|
|
void ixgbe_txeof(struct tx_ring *);
|
|
|
|
bool ixgbe_rxeof(struct ix_queue *);
|
|
|
|
|
|
|
|
int ixgbe_dma_malloc(struct adapter *,
|
|
|
|
bus_size_t, struct ixgbe_dma_alloc *, int);
|
|
|
|
void ixgbe_dma_free(struct adapter *, struct ixgbe_dma_alloc *);
|
2015-06-01 17:43:34 +00:00
|
|
|
|
|
|
|
#ifdef PCI_IOV
|
|
|
|
|
|
|
|
static inline boolean_t
|
|
|
|
ixgbe_vf_mac_changed(struct ixgbe_vf *vf, const uint8_t *mac)
|
|
|
|
{
|
|
|
|
return (bcmp(mac, vf->ether_addr, ETHER_ADDR_LEN) != 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
ixgbe_send_vf_msg(struct adapter *adapter, struct ixgbe_vf *vf, u32 msg)
|
|
|
|
{
|
|
|
|
|
|
|
|
if (vf->flags & IXGBE_VF_CTS)
|
|
|
|
msg |= IXGBE_VT_MSGTYPE_CTS;
|
|
|
|
|
|
|
|
ixgbe_write_mbx(&adapter->hw, &msg, 1, vf->pool);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
ixgbe_send_vf_ack(struct adapter *adapter, struct ixgbe_vf *vf, u32 msg)
|
|
|
|
{
|
|
|
|
msg &= IXGBE_VT_MSG_MASK;
|
|
|
|
ixgbe_send_vf_msg(adapter, vf, msg | IXGBE_VT_MSGTYPE_ACK);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
ixgbe_send_vf_nack(struct adapter *adapter, struct ixgbe_vf *vf, u32 msg)
|
|
|
|
{
|
|
|
|
msg &= IXGBE_VT_MSG_MASK;
|
|
|
|
ixgbe_send_vf_msg(adapter, vf, msg | IXGBE_VT_MSGTYPE_NACK);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
ixgbe_process_vf_ack(struct adapter *adapter, struct ixgbe_vf *vf)
|
|
|
|
{
|
|
|
|
if (!(vf->flags & IXGBE_VF_CTS))
|
|
|
|
ixgbe_send_vf_nack(adapter, vf, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline enum ixgbe_iov_mode
|
|
|
|
ixgbe_get_iov_mode(struct adapter *adapter)
|
|
|
|
{
|
|
|
|
if (adapter->num_vfs == 0)
|
|
|
|
return (IXGBE_NO_VM);
|
|
|
|
if (adapter->num_queues <= 2)
|
|
|
|
return (IXGBE_64_VM);
|
|
|
|
else if (adapter->num_queues <= 4)
|
|
|
|
return (IXGBE_32_VM);
|
|
|
|
else
|
|
|
|
return (IXGBE_NO_VM);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline u16
|
|
|
|
ixgbe_max_vfs(enum ixgbe_iov_mode mode)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* We return odd numbers below because we
|
|
|
|
* reserve 1 VM's worth of queues for the PF.
|
|
|
|
*/
|
|
|
|
switch (mode) {
|
|
|
|
case IXGBE_64_VM:
|
|
|
|
return (63);
|
|
|
|
case IXGBE_32_VM:
|
|
|
|
return (31);
|
|
|
|
case IXGBE_NO_VM:
|
|
|
|
default:
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int
|
|
|
|
ixgbe_vf_queues(enum ixgbe_iov_mode mode)
|
|
|
|
{
|
|
|
|
switch (mode) {
|
|
|
|
case IXGBE_64_VM:
|
|
|
|
return (2);
|
|
|
|
case IXGBE_32_VM:
|
|
|
|
return (4);
|
|
|
|
case IXGBE_NO_VM:
|
|
|
|
default:
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int
|
|
|
|
ixgbe_vf_que_index(enum ixgbe_iov_mode mode, u32 vfnum, int num)
|
|
|
|
{
|
|
|
|
return ((vfnum * ixgbe_vf_queues(mode)) + num);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int
|
|
|
|
ixgbe_pf_que_index(enum ixgbe_iov_mode mode, int num)
|
|
|
|
{
|
|
|
|
return (ixgbe_vf_que_index(mode, ixgbe_max_vfs(mode), num));
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
ixgbe_update_max_frame(struct adapter * adapter, int max_frame)
|
|
|
|
{
|
|
|
|
if (adapter->max_frame_size < max_frame)
|
|
|
|
adapter->max_frame_size = max_frame;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline u32
|
|
|
|
ixgbe_get_mrqc(enum ixgbe_iov_mode mode)
|
|
|
|
{
|
|
|
|
u32 mrqc = 0;
|
|
|
|
switch (mode) {
|
|
|
|
case IXGBE_64_VM:
|
|
|
|
mrqc = IXGBE_MRQC_VMDQRSS64EN;
|
|
|
|
break;
|
|
|
|
case IXGBE_32_VM:
|
|
|
|
mrqc = IXGBE_MRQC_VMDQRSS32EN;
|
|
|
|
break;
|
|
|
|
case IXGBE_NO_VM:
|
|
|
|
mrqc = 0;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
panic("Unexpected SR-IOV mode %d", mode);
|
|
|
|
}
|
|
|
|
return(mrqc);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
static inline u32
|
|
|
|
ixgbe_get_mtqc(enum ixgbe_iov_mode mode)
|
|
|
|
{
|
|
|
|
uint32_t mtqc = 0;
|
|
|
|
switch (mode) {
|
|
|
|
case IXGBE_64_VM:
|
|
|
|
mtqc |= IXGBE_MTQC_64VF | IXGBE_MTQC_VT_ENA;
|
|
|
|
break;
|
|
|
|
case IXGBE_32_VM:
|
|
|
|
mtqc |= IXGBE_MTQC_32VF | IXGBE_MTQC_VT_ENA;
|
|
|
|
break;
|
|
|
|
case IXGBE_NO_VM:
|
|
|
|
mtqc = IXGBE_MTQC_64Q_1PB;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
panic("Unexpected SR-IOV mode %d", mode);
|
|
|
|
}
|
|
|
|
return(mtqc);
|
|
|
|
}
|
|
|
|
#endif /* PCI_IOV */
|
|
|
|
|
2007-07-11 23:03:16 +00:00
|
|
|
#endif /* _IXGBE_H_ */
|