2007-07-11 23:03:16 +00:00
|
|
|
/*******************************************************************************
|
|
|
|
|
|
|
|
Copyright (c) 2001-2007, Intel Corporation
|
|
|
|
All rights reserved.
|
|
|
|
|
|
|
|
Redistribution and use in source and binary forms, with or without
|
|
|
|
modification, are permitted provided that the following conditions are met:
|
|
|
|
|
|
|
|
1. Redistributions of source code must retain the above copyright notice,
|
|
|
|
this list of conditions and the following disclaimer.
|
|
|
|
|
|
|
|
2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
notice, this list of conditions and the following disclaimer in the
|
|
|
|
documentation and/or other materials provided with the distribution.
|
|
|
|
|
|
|
|
3. Neither the name of the Intel Corporation nor the names of its
|
|
|
|
contributors may be used to endorse or promote products derived from
|
|
|
|
this software without specific prior written permission.
|
|
|
|
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
|
|
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
|
|
|
|
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
|
|
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
|
|
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
|
|
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
|
|
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
|
|
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
|
|
|
*******************************************************************************/
|
|
|
|
/* $FreeBSD$ */
|
|
|
|
|
|
|
|
#ifndef _IXGBE_API_H_
|
|
|
|
#define _IXGBE_API_H_
|
|
|
|
|
|
|
|
#include "ixgbe_type.h"
|
|
|
|
|
|
|
|
s32 ixgbe_init_shared_code(struct ixgbe_hw *hw);
|
|
|
|
|
2007-09-04 02:31:35 +00:00
|
|
|
s32 ixgbe_set_mac_type(struct ixgbe_hw *hw);
|
2007-07-11 23:03:16 +00:00
|
|
|
s32 ixgbe_init_hw(struct ixgbe_hw *hw);
|
|
|
|
s32 ixgbe_reset_hw(struct ixgbe_hw *hw);
|
|
|
|
s32 ixgbe_start_hw(struct ixgbe_hw *hw);
|
|
|
|
s32 ixgbe_clear_hw_cntrs(struct ixgbe_hw *hw);
|
|
|
|
enum ixgbe_media_type ixgbe_get_media_type(struct ixgbe_hw *hw);
|
|
|
|
s32 ixgbe_get_mac_addr(struct ixgbe_hw *hw, u8 *mac_addr);
|
|
|
|
s32 ixgbe_get_bus_info(struct ixgbe_hw *hw);
|
|
|
|
u32 ixgbe_get_num_of_tx_queues(struct ixgbe_hw *hw);
|
|
|
|
u32 ixgbe_get_num_of_rx_queues(struct ixgbe_hw *hw);
|
|
|
|
s32 ixgbe_stop_adapter(struct ixgbe_hw *hw);
|
|
|
|
|
|
|
|
s32 ixgbe_identify_phy(struct ixgbe_hw *hw);
|
|
|
|
s32 ixgbe_reset_phy(struct ixgbe_hw *hw);
|
|
|
|
s32 ixgbe_read_phy_reg(struct ixgbe_hw *hw, u32 reg_addr, u32 device_type,
|
|
|
|
u16 *phy_data);
|
|
|
|
s32 ixgbe_write_phy_reg(struct ixgbe_hw *hw, u32 reg_addr, u32 device_type,
|
|
|
|
u16 phy_data);
|
|
|
|
|
|
|
|
s32 ixgbe_setup_link(struct ixgbe_hw *hw);
|
|
|
|
s32 ixgbe_setup_link_speed(struct ixgbe_hw *hw, ixgbe_link_speed speed,
|
|
|
|
bool autoneg, bool autoneg_wait_to_complete);
|
|
|
|
s32 ixgbe_check_link(struct ixgbe_hw *hw, ixgbe_link_speed *speed,
|
|
|
|
bool *link_up);
|
|
|
|
s32 ixgbe_get_link_settings(struct ixgbe_hw *hw, ixgbe_link_speed *speed,
|
|
|
|
bool *autoneg);
|
|
|
|
s32 ixgbe_led_on(struct ixgbe_hw *hw, u32 index);
|
|
|
|
s32 ixgbe_led_off(struct ixgbe_hw *hw, u32 index);
|
|
|
|
s32 ixgbe_blink_led_start(struct ixgbe_hw *hw, u32 index);
|
|
|
|
s32 ixgbe_blink_led_stop(struct ixgbe_hw *hw, u32 index);
|
|
|
|
|
|
|
|
s32 ixgbe_init_eeprom_params(struct ixgbe_hw *hw);
|
|
|
|
s32 ixgbe_write_eeprom(struct ixgbe_hw *hw, u16 offset, u16 data);
|
|
|
|
s32 ixgbe_read_eeprom(struct ixgbe_hw *hw, u16 offset, u16 *data);
|
|
|
|
s32 ixgbe_validate_eeprom_checksum(struct ixgbe_hw *hw, u16 *checksum_val);
|
|
|
|
s32 ixgbe_update_eeprom_checksum(struct ixgbe_hw *hw);
|
|
|
|
|
|
|
|
s32 ixgbe_set_rar(struct ixgbe_hw *hw, u32 index, u8 *addr,
|
|
|
|
u32 vind, u32 enable_addr);
|
|
|
|
s32 ixgbe_init_rx_addrs(struct ixgbe_hw *hw);
|
|
|
|
u32 ixgbe_get_num_rx_addrs(struct ixgbe_hw *hw);
|
|
|
|
s32 ixgbe_update_mc_addr_list(struct ixgbe_hw *hw, u8 *mc_addr_list,
|
|
|
|
u32 mc_addr_count, u32 pad);
|
|
|
|
s32 ixgbe_enable_mc(struct ixgbe_hw *hw);
|
|
|
|
s32 ixgbe_disable_mc(struct ixgbe_hw *hw);
|
|
|
|
s32 ixgbe_clear_vfta(struct ixgbe_hw *hw);
|
|
|
|
s32 ixgbe_set_vfta(struct ixgbe_hw *hw, u32 vlan,
|
|
|
|
u32 vind, bool vlan_on);
|
|
|
|
|
|
|
|
s32 ixgbe_setup_fc(struct ixgbe_hw *hw, s32 packetbuf_num);
|
|
|
|
|
|
|
|
void ixgbe_set_mta(struct ixgbe_hw *hw, u8 *mc_addr);
|
2007-09-04 02:31:35 +00:00
|
|
|
s32 ixgbe_read_analog_reg8(struct ixgbe_hw *hw, u32 reg, u8 *val);
|
|
|
|
s32 ixgbe_write_analog_reg8(struct ixgbe_hw *hw, u32 reg, u8 val);
|
2007-07-11 23:03:16 +00:00
|
|
|
|
|
|
|
#endif /* _IXGBE_API_H_ */
|