2005-06-09 19:45:09 +00:00
|
|
|
#
|
2005-04-19 04:01:25 +00:00
|
|
|
# $FreeBSD$
|
|
|
|
|
#
|
|
|
|
|
|
2005-04-28 00:53:45 +00:00
|
|
|
.PATH: ${.CURDIR}/../../dev/hwpmc
|
2005-04-19 04:01:25 +00:00
|
|
|
|
|
|
|
|
KMOD= hwpmc
|
|
|
|
|
|
2005-06-09 19:45:09 +00:00
|
|
|
SRCS= hwpmc_mod.c hwpmc_logging.c vnode_if.h
|
2005-04-19 04:01:25 +00:00
|
|
|
|
|
|
|
|
.if ${MACHINE_ARCH} == "amd64"
|
- Add support for PMCs in Intel CPUs of Family 6, model 0xE (Core Solo
and Core Duo), models 0xF (Core2), model 0x17 (Core2Extreme) and
model 0x1C (Atom).
In these CPUs, the actual numbers, kinds and widths of PMCs present
need to queried at run time. Support for specific "architectural"
events also needs to be queried at run time.
Model 0xE CPUs support programmable PMCs, subsequent CPUs
additionally support "fixed-function" counters.
- Use event names that are close to vendor documentation, taking in
account that:
- events with identical semantics on two or more CPUs in this family
can have differing names in vendor documentation,
- identical vendor event names may map to differing events across
CPUs,
- each type of CPU supports a different subset of measurable
events.
Fixed-function and programmable counters both use the same vendor
names for events. The use of a class name prefix ("iaf-" or
"iap-" respectively) permits these to be distinguished.
- In libpmc, refactor pmc_name_of_event() into a public interface
and an internal helper function, for use by log handling code.
- Minor code tweaks: staticize a global, freshen a few comments.
Tested by: gnn
2008-11-27 09:00:47 +00:00
|
|
|
SRCS+= hwpmc_amd.c hwpmc_core.c hwpmc_intel.c hwpmc_piv.c hwpmc_tsc.c
|
|
|
|
|
SRCS+= hwpmc_x86.c
|
2005-06-09 19:45:09 +00:00
|
|
|
SRCS+= device_if.h bus_if.h
|
|
|
|
|
.endif
|
|
|
|
|
|
|
|
|
|
.if ${MACHINE_ARCH} == "arm"
|
|
|
|
|
SRCS+= hwpmc_arm.c
|
|
|
|
|
.endif
|
|
|
|
|
|
|
|
|
|
.if ${MACHINE_ARCH} == "i386"
|
- Add support for PMCs in Intel CPUs of Family 6, model 0xE (Core Solo
and Core Duo), models 0xF (Core2), model 0x17 (Core2Extreme) and
model 0x1C (Atom).
In these CPUs, the actual numbers, kinds and widths of PMCs present
need to queried at run time. Support for specific "architectural"
events also needs to be queried at run time.
Model 0xE CPUs support programmable PMCs, subsequent CPUs
additionally support "fixed-function" counters.
- Use event names that are close to vendor documentation, taking in
account that:
- events with identical semantics on two or more CPUs in this family
can have differing names in vendor documentation,
- identical vendor event names may map to differing events across
CPUs,
- each type of CPU supports a different subset of measurable
events.
Fixed-function and programmable counters both use the same vendor
names for events. The use of a class name prefix ("iaf-" or
"iap-" respectively) permits these to be distinguished.
- In libpmc, refactor pmc_name_of_event() into a public interface
and an internal helper function, for use by log handling code.
- Minor code tweaks: staticize a global, freshen a few comments.
Tested by: gnn
2008-11-27 09:00:47 +00:00
|
|
|
SRCS+= hwpmc_amd.c hwpmc_core.c hwpmc_intel.c hwpmc_piv.c hwpmc_ppro.c
|
|
|
|
|
SRCS+= hwpmc_pentium.c hwpmc_tsc.c hwpmc_x86.c
|
2005-06-09 19:45:09 +00:00
|
|
|
SRCS+= device_if.h bus_if.h
|
|
|
|
|
.endif
|
|
|
|
|
|
|
|
|
|
.if ${MACHINE_ARCH} == "ia64"
|
|
|
|
|
SRCS+= hwpmc_ia64.c
|
|
|
|
|
.endif
|
|
|
|
|
|
|
|
|
|
.if ${MACHINE_ARCH} == "powerpc"
|
|
|
|
|
SRCS+= hwpmc_powerpc.c
|
|
|
|
|
.endif
|
|
|
|
|
|
|
|
|
|
.if ${MACHINE_ARCH} == "sparc64"
|
|
|
|
|
SRCS+= hwpmc_sparc64.c
|
2005-04-19 04:01:25 +00:00
|
|
|
.endif
|
|
|
|
|
|
|
|
|
|
.include <bsd.kmod.mk>
|