2000-10-28 06:59:48 +00:00
|
|
|
/*-
|
|
|
|
* Copyright (c) 2000 Michael Smith
|
|
|
|
* Copyright (c) 2000 BSDi
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
|
|
* SUCH DAMAGE.
|
|
|
|
*/
|
2005-03-02 09:22:34 +00:00
|
|
|
|
|
|
|
#include <sys/cdefs.h>
|
|
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
|
2000-10-28 06:59:48 +00:00
|
|
|
#include "opt_acpi.h"
|
Native PCI-express HotPlug support.
PCI-express HotPlug support is implemented via bits in the slot
registers of the PCI-express capability of the downstream port along
with an interrupt that triggers when bits in the slot status register
change.
This is implemented for FreeBSD by adding HotPlug support to the
PCI-PCI bridge driver which attaches to the virtual PCI-PCI bridges
representing downstream ports on HotPlug slots. The PCI-PCI bridge
driver registers an interrupt handler to receive HotPlug events. It
also uses the slot registers to determine the current HotPlug state
and drive an internal HotPlug state machine. For simplicty of
implementation, the PCI-PCI bridge device detaches and deletes the
child PCI device when a card is removed from a slot and creates and
attaches a PCI child device when a card is inserted into the slot.
The PCI-PCI bridge driver provides a bus_child_present which claims
that child devices are present on HotPlug-capable slots only when a
card is inserted. Rather than requiring a timeout in the RC for
config accesses to not-present children, the pcib_read/write_config
methods fail all requests when a card is not present (or not yet
ready).
These changes include support for various optional HotPlug
capabilities such as a power controller, mechanical latch,
electro-mechanical interlock, indicators, and an attention button.
It also includes support for devices which require waiting for
command completion events before initiating a subsequent HotPlug
command. However, it has only been tested on ExpressCard systems
which support surprise removal and have none of these optional
capabilities.
PCI-express HotPlug support is conditional on the PCI_HP option
which is enabled by default on arm64, x86, and powerpc.
Reviewed by: adrian, imp, vangyzen (older versions)
Relnotes: yes
Differential Revision: https://reviews.freebsd.org/D6136
2016-05-05 22:26:23 +00:00
|
|
|
#include "opt_pci.h"
|
|
|
|
|
2000-10-28 06:59:48 +00:00
|
|
|
#include <sys/param.h>
|
|
|
|
#include <sys/bus.h>
|
2001-07-05 07:20:51 +00:00
|
|
|
#include <sys/kernel.h>
|
2011-07-15 21:08:58 +00:00
|
|
|
#include <sys/limits.h>
|
2004-05-28 16:38:37 +00:00
|
|
|
#include <sys/malloc.h>
|
2004-05-30 20:08:47 +00:00
|
|
|
#include <sys/module.h>
|
2011-05-03 17:37:24 +00:00
|
|
|
#include <sys/rman.h>
|
2004-10-11 21:10:23 +00:00
|
|
|
#include <sys/sysctl.h>
|
2000-10-28 06:59:48 +00:00
|
|
|
|
2009-06-05 18:44:36 +00:00
|
|
|
#include <contrib/dev/acpica/include/acpi.h>
|
|
|
|
#include <contrib/dev/acpica/include/accommon.h>
|
|
|
|
|
2000-10-28 06:59:48 +00:00
|
|
|
#include <dev/acpica/acpivar.h>
|
|
|
|
|
|
|
|
#include <machine/pci_cfgreg.h>
|
2014-02-12 04:30:37 +00:00
|
|
|
#include <dev/pci/pcireg.h>
|
2003-08-22 06:06:16 +00:00
|
|
|
#include <dev/pci/pcivar.h>
|
|
|
|
#include <dev/pci/pcib_private.h>
|
2000-10-28 06:59:48 +00:00
|
|
|
#include "pcib_if.h"
|
|
|
|
|
2002-08-26 18:30:27 +00:00
|
|
|
#include <dev/acpica/acpi_pcibvar.h>
|
|
|
|
|
2004-05-28 16:38:37 +00:00
|
|
|
/* Hooks for the ACPI CA debugging infrastructure. */
|
2001-06-29 20:32:29 +00:00
|
|
|
#define _COMPONENT ACPI_BUS
|
2002-08-26 18:30:27 +00:00
|
|
|
ACPI_MODULE_NAME("PCI_ACPI")
|
2000-12-08 09:16:20 +00:00
|
|
|
|
2002-08-26 18:30:27 +00:00
|
|
|
struct acpi_hpcib_softc {
|
2000-10-28 06:59:48 +00:00
|
|
|
device_t ap_dev;
|
|
|
|
ACPI_HANDLE ap_handle;
|
2018-01-12 23:34:16 +00:00
|
|
|
bus_dma_tag_t ap_dma_tag;
|
2004-06-30 16:08:03 +00:00
|
|
|
int ap_flags;
|
2017-02-25 06:11:59 +00:00
|
|
|
uint32_t ap_osc_ctl;
|
2000-10-28 06:59:48 +00:00
|
|
|
|
2012-03-29 19:03:22 +00:00
|
|
|
int ap_segment; /* PCI domain */
|
2000-10-28 06:59:48 +00:00
|
|
|
int ap_bus; /* bios-assigned bus number */
|
2012-03-29 19:03:22 +00:00
|
|
|
int ap_addr; /* device/func of PCI-Host bridge */
|
2001-07-05 07:20:51 +00:00
|
|
|
|
|
|
|
ACPI_BUFFER ap_prt; /* interrupt routing table */
|
2011-07-15 21:08:58 +00:00
|
|
|
#ifdef NEW_PCIB
|
|
|
|
struct pcib_host_resources ap_host_res;
|
|
|
|
#endif
|
2000-10-28 06:59:48 +00:00
|
|
|
};
|
|
|
|
|
2002-08-26 18:30:27 +00:00
|
|
|
static int acpi_pcib_acpi_probe(device_t bus);
|
|
|
|
static int acpi_pcib_acpi_attach(device_t bus);
|
2004-05-28 16:38:37 +00:00
|
|
|
static int acpi_pcib_read_ivar(device_t dev, device_t child,
|
|
|
|
int which, uintptr_t *result);
|
|
|
|
static int acpi_pcib_write_ivar(device_t dev, device_t child,
|
|
|
|
int which, uintptr_t value);
|
2009-02-05 18:40:42 +00:00
|
|
|
static uint32_t acpi_pcib_read_config(device_t dev, u_int bus,
|
|
|
|
u_int slot, u_int func, u_int reg, int bytes);
|
|
|
|
static void acpi_pcib_write_config(device_t dev, u_int bus,
|
|
|
|
u_int slot, u_int func, u_int reg, uint32_t data,
|
|
|
|
int bytes);
|
2002-08-26 18:30:27 +00:00
|
|
|
static int acpi_pcib_acpi_route_interrupt(device_t pcib,
|
2004-05-28 16:38:37 +00:00
|
|
|
device_t dev, int pin);
|
2006-12-12 19:27:01 +00:00
|
|
|
static int acpi_pcib_alloc_msi(device_t pcib, device_t dev,
|
|
|
|
int count, int maxcount, int *irqs);
|
2007-05-02 17:50:36 +00:00
|
|
|
static int acpi_pcib_map_msi(device_t pcib, device_t dev,
|
|
|
|
int irq, uint64_t *addr, uint32_t *data);
|
2006-12-12 19:27:01 +00:00
|
|
|
static int acpi_pcib_alloc_msix(device_t pcib, device_t dev,
|
2007-05-02 17:50:36 +00:00
|
|
|
int *irq);
|
2004-04-09 15:44:34 +00:00
|
|
|
static struct resource *acpi_pcib_acpi_alloc_resource(device_t dev,
|
2004-10-31 15:02:53 +00:00
|
|
|
device_t child, int type, int *rid,
|
2016-01-27 02:23:54 +00:00
|
|
|
rman_res_t start, rman_res_t end, rman_res_t count,
|
2004-04-09 15:44:34 +00:00
|
|
|
u_int flags);
|
2011-07-15 21:08:58 +00:00
|
|
|
#ifdef NEW_PCIB
|
|
|
|
static int acpi_pcib_acpi_adjust_resource(device_t dev,
|
|
|
|
device_t child, int type, struct resource *r,
|
2016-01-27 02:23:54 +00:00
|
|
|
rman_res_t start, rman_res_t end);
|
2014-02-12 04:30:37 +00:00
|
|
|
#ifdef PCI_RES_BUS
|
|
|
|
static int acpi_pcib_acpi_release_resource(device_t dev,
|
|
|
|
device_t child, int type, int rid,
|
|
|
|
struct resource *r);
|
|
|
|
#endif
|
2011-07-15 21:08:58 +00:00
|
|
|
#endif
|
2017-02-25 06:11:59 +00:00
|
|
|
static int acpi_pcib_request_feature(device_t pcib, device_t dev,
|
|
|
|
enum pci_feature feature);
|
2018-01-12 23:34:16 +00:00
|
|
|
static bus_dma_tag_t acpi_pcib_get_dma_tag(device_t bus, device_t child);
|
2000-10-28 06:59:48 +00:00
|
|
|
|
2002-08-26 18:30:27 +00:00
|
|
|
static device_method_t acpi_pcib_acpi_methods[] = {
|
2000-10-28 06:59:48 +00:00
|
|
|
/* Device interface */
|
2002-08-26 18:30:27 +00:00
|
|
|
DEVMETHOD(device_probe, acpi_pcib_acpi_probe),
|
|
|
|
DEVMETHOD(device_attach, acpi_pcib_acpi_attach),
|
2000-10-28 06:59:48 +00:00
|
|
|
DEVMETHOD(device_shutdown, bus_generic_shutdown),
|
|
|
|
DEVMETHOD(device_suspend, bus_generic_suspend),
|
2010-08-05 16:10:12 +00:00
|
|
|
DEVMETHOD(device_resume, bus_generic_resume),
|
2000-10-28 06:59:48 +00:00
|
|
|
|
|
|
|
/* Bus interface */
|
|
|
|
DEVMETHOD(bus_read_ivar, acpi_pcib_read_ivar),
|
|
|
|
DEVMETHOD(bus_write_ivar, acpi_pcib_write_ivar),
|
2004-04-09 15:44:34 +00:00
|
|
|
DEVMETHOD(bus_alloc_resource, acpi_pcib_acpi_alloc_resource),
|
2011-07-15 21:08:58 +00:00
|
|
|
#ifdef NEW_PCIB
|
|
|
|
DEVMETHOD(bus_adjust_resource, acpi_pcib_acpi_adjust_resource),
|
|
|
|
#else
|
2011-05-02 14:13:12 +00:00
|
|
|
DEVMETHOD(bus_adjust_resource, bus_generic_adjust_resource),
|
2011-07-15 21:08:58 +00:00
|
|
|
#endif
|
2014-02-12 04:30:37 +00:00
|
|
|
#if defined(NEW_PCIB) && defined(PCI_RES_BUS)
|
|
|
|
DEVMETHOD(bus_release_resource, acpi_pcib_acpi_release_resource),
|
|
|
|
#else
|
2000-10-28 06:59:48 +00:00
|
|
|
DEVMETHOD(bus_release_resource, bus_generic_release_resource),
|
2014-02-12 04:30:37 +00:00
|
|
|
#endif
|
2000-10-28 06:59:48 +00:00
|
|
|
DEVMETHOD(bus_activate_resource, bus_generic_activate_resource),
|
2004-10-31 15:02:53 +00:00
|
|
|
DEVMETHOD(bus_deactivate_resource, bus_generic_deactivate_resource),
|
2000-10-28 06:59:48 +00:00
|
|
|
DEVMETHOD(bus_setup_intr, bus_generic_setup_intr),
|
|
|
|
DEVMETHOD(bus_teardown_intr, bus_generic_teardown_intr),
|
2016-05-09 20:50:21 +00:00
|
|
|
DEVMETHOD(bus_get_cpus, acpi_pcib_get_cpus),
|
2018-01-12 23:34:16 +00:00
|
|
|
DEVMETHOD(bus_get_dma_tag, acpi_pcib_get_dma_tag),
|
2000-10-28 06:59:48 +00:00
|
|
|
|
|
|
|
/* pcib interface */
|
2002-08-26 18:30:27 +00:00
|
|
|
DEVMETHOD(pcib_maxslots, pcib_maxslots),
|
2000-10-28 06:59:48 +00:00
|
|
|
DEVMETHOD(pcib_read_config, acpi_pcib_read_config),
|
|
|
|
DEVMETHOD(pcib_write_config, acpi_pcib_write_config),
|
2002-08-26 18:30:27 +00:00
|
|
|
DEVMETHOD(pcib_route_interrupt, acpi_pcib_acpi_route_interrupt),
|
2006-12-12 19:27:01 +00:00
|
|
|
DEVMETHOD(pcib_alloc_msi, acpi_pcib_alloc_msi),
|
First cut at MI support for PCI Message Signalled Interrupts (MSI):
- Add 3 new functions to the pci_if interface along with suitable wrappers
to provide the device driver visible API:
- pci_alloc_msi(dev, int *count) backed by PCI_ALLOC_MSI(). '*count'
here is an in and out parameter. The driver stores the desired number
of messages in '*count' before calling the function. On success,
'*count' holds the number of messages allocated to the device. Also on
success, the driver can access the messages as SYS_RES_IRQ resources
starting at rid 1. Note that the legacy INTx interrupt resource will
not be available when using MSI. Note that this function will allocate
either MSI or MSI-X messages depending on the devices capabilities and
the 'hw.pci.enable_msix' and 'hw.pci.enable_msi' tunables. Also note
that the driver should activate the memory resource that holds the
MSI-X table and pending bit array (PBA) before calling this function
if the device supports MSI-X.
- pci_release_msi(dev) backed by PCI_RELEASE_MSI(). This function
releases the messages allocated for this device. All of the
SYS_RES_IRQ resources need to be released for this function to succeed.
- pci_msi_count(dev) backed by PCI_MSI_COUNT(). This function returns
the maximum number of MSI or MSI-X messages supported by this device.
MSI-X is preferred if present, but this function will honor the
'hw.pci.enable_msix' and 'hw.pci.enable_msi' tunables. This function
should return the largest value that pci_alloc_msi() can return
(assuming the MD code is able to allocate sufficient backing resources
for all of the messages).
- Add default implementations for these 3 methods to the pci_driver generic
PCI bus driver. (The various other PCI bus drivers such as for ACPI and
OFW will inherit these default implementations.) This default
implementation depends on 4 new pcib_if methods that bubble up through
the PCI bridges to the MD code to allocate IRQ values and perform any
needed MD setup code needed:
- PCIB_ALLOC_MSI() attempts to allocate a group of MSI messages.
- PCIB_RELEASE_MSI() releases a group of MSI messages.
- PCIB_ALLOC_MSIX() attempts to allocate a single MSI-X message.
- PCIB_RELEASE_MSIX() releases a single MSI-X message.
- Add default implementations for these 4 methods that just pass the
request up to the parent bus's parent bridge driver and use the
default implementation in the various MI PCI bridge drivers.
- Add MI functions for use by MD code when managing MSI and MSI-X
interrupts:
- pci_enable_msi(dev, address, data) programs the MSI capability address
and data registers for a group of MSI messages
- pci_enable_msix(dev, index, address, data) initializes a single MSI-X
message in the MSI-X table
- pci_mask_msix(dev, index) masks a single MSI-X message
- pci_unmask_msix(dev, index) unmasks a single MSI-X message
- pci_pending_msix(dev, index) returns true if the specified MSI-X
message is currently pending
- Save the MSI capability address and data registers in the pci_cfgreg
block in a PCI devices ivars and restore the values when a device is
resumed. Note that the MSI-X table is not currently restored during
resume.
- Add constants for MSI-X register offsets and fields.
- Record interesting data about any MSI-X capability blocks we come
across in the pci_cfgreg block in the ivars for PCI devices.
Tested on: em (i386, MSI), bce (amd64/i386, MSI), mpt (amd64, MSI-X)
Reviewed by: scottl, grehan, jfv
MFC after: 2 months
2006-11-13 21:47:30 +00:00
|
|
|
DEVMETHOD(pcib_release_msi, pcib_release_msi),
|
2006-12-12 19:27:01 +00:00
|
|
|
DEVMETHOD(pcib_alloc_msix, acpi_pcib_alloc_msix),
|
First cut at MI support for PCI Message Signalled Interrupts (MSI):
- Add 3 new functions to the pci_if interface along with suitable wrappers
to provide the device driver visible API:
- pci_alloc_msi(dev, int *count) backed by PCI_ALLOC_MSI(). '*count'
here is an in and out parameter. The driver stores the desired number
of messages in '*count' before calling the function. On success,
'*count' holds the number of messages allocated to the device. Also on
success, the driver can access the messages as SYS_RES_IRQ resources
starting at rid 1. Note that the legacy INTx interrupt resource will
not be available when using MSI. Note that this function will allocate
either MSI or MSI-X messages depending on the devices capabilities and
the 'hw.pci.enable_msix' and 'hw.pci.enable_msi' tunables. Also note
that the driver should activate the memory resource that holds the
MSI-X table and pending bit array (PBA) before calling this function
if the device supports MSI-X.
- pci_release_msi(dev) backed by PCI_RELEASE_MSI(). This function
releases the messages allocated for this device. All of the
SYS_RES_IRQ resources need to be released for this function to succeed.
- pci_msi_count(dev) backed by PCI_MSI_COUNT(). This function returns
the maximum number of MSI or MSI-X messages supported by this device.
MSI-X is preferred if present, but this function will honor the
'hw.pci.enable_msix' and 'hw.pci.enable_msi' tunables. This function
should return the largest value that pci_alloc_msi() can return
(assuming the MD code is able to allocate sufficient backing resources
for all of the messages).
- Add default implementations for these 3 methods to the pci_driver generic
PCI bus driver. (The various other PCI bus drivers such as for ACPI and
OFW will inherit these default implementations.) This default
implementation depends on 4 new pcib_if methods that bubble up through
the PCI bridges to the MD code to allocate IRQ values and perform any
needed MD setup code needed:
- PCIB_ALLOC_MSI() attempts to allocate a group of MSI messages.
- PCIB_RELEASE_MSI() releases a group of MSI messages.
- PCIB_ALLOC_MSIX() attempts to allocate a single MSI-X message.
- PCIB_RELEASE_MSIX() releases a single MSI-X message.
- Add default implementations for these 4 methods that just pass the
request up to the parent bus's parent bridge driver and use the
default implementation in the various MI PCI bridge drivers.
- Add MI functions for use by MD code when managing MSI and MSI-X
interrupts:
- pci_enable_msi(dev, address, data) programs the MSI capability address
and data registers for a group of MSI messages
- pci_enable_msix(dev, index, address, data) initializes a single MSI-X
message in the MSI-X table
- pci_mask_msix(dev, index) masks a single MSI-X message
- pci_unmask_msix(dev, index) unmasks a single MSI-X message
- pci_pending_msix(dev, index) returns true if the specified MSI-X
message is currently pending
- Save the MSI capability address and data registers in the pci_cfgreg
block in a PCI devices ivars and restore the values when a device is
resumed. Note that the MSI-X table is not currently restored during
resume.
- Add constants for MSI-X register offsets and fields.
- Record interesting data about any MSI-X capability blocks we come
across in the pci_cfgreg block in the ivars for PCI devices.
Tested on: em (i386, MSI), bce (amd64/i386, MSI), mpt (amd64, MSI-X)
Reviewed by: scottl, grehan, jfv
MFC after: 2 months
2006-11-13 21:47:30 +00:00
|
|
|
DEVMETHOD(pcib_release_msix, pcib_release_msix),
|
2007-05-02 17:50:36 +00:00
|
|
|
DEVMETHOD(pcib_map_msi, acpi_pcib_map_msi),
|
2010-08-17 15:44:52 +00:00
|
|
|
DEVMETHOD(pcib_power_for_sleep, acpi_pcib_power_for_sleep),
|
2017-02-25 06:11:59 +00:00
|
|
|
DEVMETHOD(pcib_request_feature, acpi_pcib_request_feature),
|
2000-10-28 06:59:48 +00:00
|
|
|
|
2011-11-22 21:28:20 +00:00
|
|
|
DEVMETHOD_END
|
2000-10-28 06:59:48 +00:00
|
|
|
};
|
|
|
|
|
2006-01-06 19:22:19 +00:00
|
|
|
static devclass_t pcib_devclass;
|
2000-10-28 06:59:48 +00:00
|
|
|
|
2006-01-06 19:22:19 +00:00
|
|
|
DEFINE_CLASS_0(pcib, acpi_pcib_acpi_driver, acpi_pcib_acpi_methods,
|
|
|
|
sizeof(struct acpi_hpcib_softc));
|
2002-08-26 18:30:27 +00:00
|
|
|
DRIVER_MODULE(acpi_pcib, acpi, acpi_pcib_acpi_driver, pcib_devclass, 0, 0);
|
2004-04-09 18:14:32 +00:00
|
|
|
MODULE_DEPEND(acpi_pcib, acpi, 1, 1, 1);
|
2000-10-28 06:59:48 +00:00
|
|
|
|
|
|
|
static int
|
2002-08-26 18:30:27 +00:00
|
|
|
acpi_pcib_acpi_probe(device_t dev)
|
2000-10-28 06:59:48 +00:00
|
|
|
{
|
2009-09-11 22:49:34 +00:00
|
|
|
ACPI_DEVICE_INFO *devinfo;
|
|
|
|
ACPI_HANDLE h;
|
|
|
|
int root;
|
2000-10-28 06:59:48 +00:00
|
|
|
|
2009-09-11 22:49:34 +00:00
|
|
|
if (acpi_disabled("pcib") || (h = acpi_get_handle(dev)) == NULL ||
|
|
|
|
ACPI_FAILURE(AcpiGetObjectInfo(h, &devinfo)))
|
2004-06-29 19:02:27 +00:00
|
|
|
return (ENXIO);
|
2009-09-11 22:49:34 +00:00
|
|
|
root = (devinfo->Flags & ACPI_PCI_ROOT_BRIDGE) != 0;
|
|
|
|
AcpiOsFree(devinfo);
|
|
|
|
if (!root || pci_cfgregopen() == 0)
|
2004-06-29 19:02:27 +00:00
|
|
|
return (ENXIO);
|
2009-09-11 22:49:34 +00:00
|
|
|
|
2004-06-29 19:02:27 +00:00
|
|
|
device_set_desc(dev, "ACPI Host-PCI bridge");
|
|
|
|
return (0);
|
2000-10-28 06:59:48 +00:00
|
|
|
}
|
|
|
|
|
2011-07-15 21:08:58 +00:00
|
|
|
#ifdef NEW_PCIB
|
|
|
|
static ACPI_STATUS
|
|
|
|
acpi_pcib_producer_handler(ACPI_RESOURCE *res, void *context)
|
|
|
|
{
|
|
|
|
struct acpi_hpcib_softc *sc;
|
|
|
|
UINT64 length, min, max;
|
|
|
|
u_int flags;
|
|
|
|
int error, type;
|
|
|
|
|
|
|
|
sc = context;
|
|
|
|
switch (res->Type) {
|
|
|
|
case ACPI_RESOURCE_TYPE_START_DEPENDENT:
|
|
|
|
case ACPI_RESOURCE_TYPE_END_DEPENDENT:
|
|
|
|
panic("host bridge has depenedent resources");
|
|
|
|
case ACPI_RESOURCE_TYPE_ADDRESS16:
|
|
|
|
case ACPI_RESOURCE_TYPE_ADDRESS32:
|
|
|
|
case ACPI_RESOURCE_TYPE_ADDRESS64:
|
|
|
|
case ACPI_RESOURCE_TYPE_EXTENDED_ADDRESS64:
|
|
|
|
if (res->Data.Address.ProducerConsumer != ACPI_PRODUCER)
|
|
|
|
break;
|
|
|
|
switch (res->Type) {
|
|
|
|
case ACPI_RESOURCE_TYPE_ADDRESS16:
|
2015-04-11 03:23:41 +00:00
|
|
|
min = res->Data.Address16.Address.Minimum;
|
|
|
|
max = res->Data.Address16.Address.Maximum;
|
|
|
|
length = res->Data.Address16.Address.AddressLength;
|
2011-07-15 21:08:58 +00:00
|
|
|
break;
|
|
|
|
case ACPI_RESOURCE_TYPE_ADDRESS32:
|
2015-04-11 03:23:41 +00:00
|
|
|
min = res->Data.Address32.Address.Minimum;
|
|
|
|
max = res->Data.Address32.Address.Maximum;
|
|
|
|
length = res->Data.Address32.Address.AddressLength;
|
2011-07-15 21:08:58 +00:00
|
|
|
break;
|
|
|
|
case ACPI_RESOURCE_TYPE_ADDRESS64:
|
2015-04-11 03:23:41 +00:00
|
|
|
min = res->Data.Address64.Address.Minimum;
|
|
|
|
max = res->Data.Address64.Address.Maximum;
|
|
|
|
length = res->Data.Address64.Address.AddressLength;
|
2011-07-15 21:08:58 +00:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
KASSERT(res->Type ==
|
|
|
|
ACPI_RESOURCE_TYPE_EXTENDED_ADDRESS64,
|
|
|
|
("should never happen"));
|
2015-04-11 03:23:41 +00:00
|
|
|
min = res->Data.ExtAddress64.Address.Minimum;
|
|
|
|
max = res->Data.ExtAddress64.Address.Maximum;
|
|
|
|
length = res->Data.ExtAddress64.Address.AddressLength;
|
2011-07-15 21:08:58 +00:00
|
|
|
break;
|
|
|
|
}
|
2011-07-21 20:43:43 +00:00
|
|
|
if (length == 0)
|
|
|
|
break;
|
|
|
|
if (min + length - 1 != max &&
|
|
|
|
(res->Data.Address.MinAddressFixed != ACPI_ADDRESS_FIXED ||
|
|
|
|
res->Data.Address.MaxAddressFixed != ACPI_ADDRESS_FIXED))
|
2011-07-15 21:08:58 +00:00
|
|
|
break;
|
|
|
|
flags = 0;
|
|
|
|
switch (res->Data.Address.ResourceType) {
|
|
|
|
case ACPI_MEMORY_RANGE:
|
|
|
|
type = SYS_RES_MEMORY;
|
|
|
|
if (res->Type != ACPI_RESOURCE_TYPE_EXTENDED_ADDRESS64) {
|
|
|
|
if (res->Data.Address.Info.Mem.Caching ==
|
|
|
|
ACPI_PREFETCHABLE_MEMORY)
|
|
|
|
flags |= RF_PREFETCHABLE;
|
|
|
|
} else {
|
|
|
|
/*
|
|
|
|
* XXX: Parse prefetch flag out of
|
|
|
|
* TypeSpecific.
|
|
|
|
*/
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case ACPI_IO_RANGE:
|
|
|
|
type = SYS_RES_IOPORT;
|
|
|
|
break;
|
|
|
|
#ifdef PCI_RES_BUS
|
|
|
|
case ACPI_BUS_NUMBER_RANGE:
|
|
|
|
type = PCI_RES_BUS;
|
|
|
|
break;
|
|
|
|
#endif
|
|
|
|
default:
|
|
|
|
return (AE_OK);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (min + length - 1 != max)
|
|
|
|
device_printf(sc->ap_dev,
|
|
|
|
"Length mismatch for %d range: %jx vs %jx\n", type,
|
2013-06-26 23:52:10 +00:00
|
|
|
(uintmax_t)(max - min + 1), (uintmax_t)length);
|
2011-07-15 21:08:58 +00:00
|
|
|
#ifdef __i386__
|
|
|
|
if (min > ULONG_MAX) {
|
|
|
|
device_printf(sc->ap_dev,
|
|
|
|
"Ignoring %d range above 4GB (%#jx-%#jx)\n",
|
|
|
|
type, (uintmax_t)min, (uintmax_t)max);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (max > ULONG_MAX) {
|
|
|
|
device_printf(sc->ap_dev,
|
|
|
|
"Truncating end of %d range above 4GB (%#jx-%#jx)\n",
|
|
|
|
type, (uintmax_t)min, (uintmax_t)max);
|
|
|
|
max = ULONG_MAX;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
error = pcib_host_res_decodes(&sc->ap_host_res, type, min, max,
|
|
|
|
flags);
|
|
|
|
if (error)
|
|
|
|
panic("Failed to manage %d range (%#jx-%#jx): %d",
|
|
|
|
type, (uintmax_t)min, (uintmax_t)max, error);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
return (AE_OK);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2014-02-12 04:30:37 +00:00
|
|
|
#if defined(NEW_PCIB) && defined(PCI_RES_BUS)
|
|
|
|
static int
|
2016-01-27 02:23:54 +00:00
|
|
|
first_decoded_bus(struct acpi_hpcib_softc *sc, rman_res_t *startp)
|
2014-02-12 04:30:37 +00:00
|
|
|
{
|
|
|
|
struct resource_list_entry *rle;
|
|
|
|
|
|
|
|
rle = resource_list_find(&sc->ap_host_res.hr_rl, PCI_RES_BUS, 0);
|
|
|
|
if (rle == NULL)
|
|
|
|
return (ENXIO);
|
|
|
|
*startp = rle->start;
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2017-02-25 06:11:59 +00:00
|
|
|
static int
|
|
|
|
acpi_pcib_osc(struct acpi_hpcib_softc *sc, uint32_t osc_ctl)
|
2016-04-20 20:58:30 +00:00
|
|
|
{
|
|
|
|
ACPI_STATUS status;
|
|
|
|
uint32_t cap_set[3];
|
|
|
|
|
|
|
|
static uint8_t pci_host_bridge_uuid[ACPI_UUID_LENGTH] = {
|
|
|
|
0x5b, 0x4d, 0xdb, 0x33, 0xf7, 0x1f, 0x1c, 0x40,
|
|
|
|
0x96, 0x57, 0x74, 0x41, 0xc0, 0x3d, 0xd7, 0x66
|
|
|
|
};
|
|
|
|
|
2017-04-27 16:32:42 +00:00
|
|
|
/*
|
|
|
|
* Don't invoke _OSC if a control is already granted.
|
|
|
|
* However, always invoke _OSC during attach when 0 is passed.
|
|
|
|
*/
|
|
|
|
if (osc_ctl != 0 && (sc->ap_osc_ctl & osc_ctl) == osc_ctl)
|
|
|
|
return (0);
|
2017-02-15 23:49:28 +00:00
|
|
|
|
2016-04-20 20:58:30 +00:00
|
|
|
/* Support Field: Extended PCI Config Space, MSI */
|
2017-02-15 23:49:28 +00:00
|
|
|
cap_set[PCI_OSC_SUPPORT] = PCIM_OSC_SUPPORT_EXT_PCI_CONF |
|
|
|
|
PCIM_OSC_SUPPORT_MSI;
|
2016-04-20 20:58:30 +00:00
|
|
|
|
|
|
|
/* Control Field */
|
2017-04-27 16:32:42 +00:00
|
|
|
cap_set[PCI_OSC_CTL] = sc->ap_osc_ctl | osc_ctl;
|
Native PCI-express HotPlug support.
PCI-express HotPlug support is implemented via bits in the slot
registers of the PCI-express capability of the downstream port along
with an interrupt that triggers when bits in the slot status register
change.
This is implemented for FreeBSD by adding HotPlug support to the
PCI-PCI bridge driver which attaches to the virtual PCI-PCI bridges
representing downstream ports on HotPlug slots. The PCI-PCI bridge
driver registers an interrupt handler to receive HotPlug events. It
also uses the slot registers to determine the current HotPlug state
and drive an internal HotPlug state machine. For simplicty of
implementation, the PCI-PCI bridge device detaches and deletes the
child PCI device when a card is removed from a slot and creates and
attaches a PCI child device when a card is inserted into the slot.
The PCI-PCI bridge driver provides a bus_child_present which claims
that child devices are present on HotPlug-capable slots only when a
card is inserted. Rather than requiring a timeout in the RC for
config accesses to not-present children, the pcib_read/write_config
methods fail all requests when a card is not present (or not yet
ready).
These changes include support for various optional HotPlug
capabilities such as a power controller, mechanical latch,
electro-mechanical interlock, indicators, and an attention button.
It also includes support for devices which require waiting for
command completion events before initiating a subsequent HotPlug
command. However, it has only been tested on ExpressCard systems
which support surprise removal and have none of these optional
capabilities.
PCI-express HotPlug support is conditional on the PCI_HP option
which is enabled by default on arm64, x86, and powerpc.
Reviewed by: adrian, imp, vangyzen (older versions)
Relnotes: yes
Differential Revision: https://reviews.freebsd.org/D6136
2016-05-05 22:26:23 +00:00
|
|
|
|
2016-04-20 20:58:30 +00:00
|
|
|
status = acpi_EvaluateOSC(sc->ap_handle, pci_host_bridge_uuid, 1,
|
2016-04-22 17:51:19 +00:00
|
|
|
nitems(cap_set), cap_set, cap_set, false);
|
2016-04-20 20:58:30 +00:00
|
|
|
if (ACPI_FAILURE(status)) {
|
2017-04-27 16:32:42 +00:00
|
|
|
if (status == AE_NOT_FOUND) {
|
|
|
|
sc->ap_osc_ctl |= osc_ctl;
|
2017-02-25 06:11:59 +00:00
|
|
|
return (0);
|
2017-04-27 16:32:42 +00:00
|
|
|
}
|
2016-04-20 20:58:30 +00:00
|
|
|
device_printf(sc->ap_dev, "_OSC failed: %s\n",
|
|
|
|
AcpiFormatException(status));
|
2017-02-25 06:11:59 +00:00
|
|
|
return (EIO);
|
2016-04-20 20:58:30 +00:00
|
|
|
}
|
|
|
|
|
2017-04-27 16:32:42 +00:00
|
|
|
/*
|
|
|
|
* _OSC may return an error in the status word, but will
|
|
|
|
* update the control mask always. _OSC should not revoke
|
|
|
|
* previously-granted controls.
|
|
|
|
*/
|
|
|
|
if ((cap_set[PCI_OSC_CTL] & sc->ap_osc_ctl) != sc->ap_osc_ctl)
|
|
|
|
device_printf(sc->ap_dev, "_OSC revoked %#x\n",
|
|
|
|
(cap_set[PCI_OSC_CTL] & sc->ap_osc_ctl) ^ sc->ap_osc_ctl);
|
|
|
|
sc->ap_osc_ctl = cap_set[PCI_OSC_CTL];
|
|
|
|
if ((sc->ap_osc_ctl & osc_ctl) != osc_ctl)
|
2017-02-25 06:11:59 +00:00
|
|
|
return (EIO);
|
|
|
|
|
|
|
|
return (0);
|
2016-04-20 20:58:30 +00:00
|
|
|
}
|
|
|
|
|
2000-10-28 06:59:48 +00:00
|
|
|
static int
|
2002-08-26 18:30:27 +00:00
|
|
|
acpi_pcib_acpi_attach(device_t dev)
|
2000-10-28 06:59:48 +00:00
|
|
|
{
|
2002-08-26 18:30:27 +00:00
|
|
|
struct acpi_hpcib_softc *sc;
|
2000-10-28 06:59:48 +00:00
|
|
|
ACPI_STATUS status;
|
2009-06-09 13:44:17 +00:00
|
|
|
static int bus0_seen = 0;
|
2012-03-29 19:03:22 +00:00
|
|
|
u_int slot, func, busok;
|
2014-02-12 04:30:37 +00:00
|
|
|
#if defined(NEW_PCIB) && defined(PCI_RES_BUS)
|
|
|
|
struct resource *bus_res;
|
2016-01-27 02:23:54 +00:00
|
|
|
rman_res_t start;
|
2014-02-12 04:30:37 +00:00
|
|
|
int rid;
|
|
|
|
#endif
|
2018-01-12 23:34:16 +00:00
|
|
|
int error, domain;
|
2002-11-22 18:11:13 +00:00
|
|
|
uint8_t busno;
|
2000-12-08 09:16:20 +00:00
|
|
|
|
2002-05-19 06:16:47 +00:00
|
|
|
ACPI_FUNCTION_TRACE((char *)(uintptr_t)__func__);
|
2000-10-28 06:59:48 +00:00
|
|
|
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
sc->ap_dev = dev;
|
|
|
|
sc->ap_handle = acpi_get_handle(dev);
|
|
|
|
|
2013-07-03 17:26:05 +00:00
|
|
|
/*
|
|
|
|
* Don't attach if we're not really there.
|
|
|
|
*/
|
|
|
|
if (!acpi_DeviceIsPresent(dev))
|
|
|
|
return (ENXIO);
|
|
|
|
|
2017-02-25 06:11:59 +00:00
|
|
|
acpi_pcib_osc(sc, 0);
|
2016-04-20 20:58:30 +00:00
|
|
|
|
2009-06-09 13:44:17 +00:00
|
|
|
/*
|
2012-03-29 19:03:22 +00:00
|
|
|
* Get our segment number by evaluating _SEG.
|
2009-06-09 13:44:17 +00:00
|
|
|
* It's OK for this to not exist.
|
|
|
|
*/
|
|
|
|
status = acpi_GetInteger(sc->ap_handle, "_SEG", &sc->ap_segment);
|
|
|
|
if (ACPI_FAILURE(status)) {
|
|
|
|
if (status != AE_NOT_FOUND) {
|
|
|
|
device_printf(dev, "could not evaluate _SEG - %s\n",
|
|
|
|
AcpiFormatException(status));
|
|
|
|
return_VALUE (ENXIO);
|
|
|
|
}
|
|
|
|
/* If it's not found, assume 0. */
|
|
|
|
sc->ap_segment = 0;
|
|
|
|
}
|
|
|
|
|
2012-03-29 19:03:22 +00:00
|
|
|
/*
|
|
|
|
* Get the address (device and function) of the associated
|
|
|
|
* PCI-Host bridge device from _ADR. Assume we don't have one if
|
|
|
|
* it doesn't exist.
|
|
|
|
*/
|
|
|
|
status = acpi_GetInteger(sc->ap_handle, "_ADR", &sc->ap_addr);
|
|
|
|
if (ACPI_FAILURE(status)) {
|
|
|
|
device_printf(dev, "could not evaluate _ADR - %s\n",
|
|
|
|
AcpiFormatException(status));
|
|
|
|
sc->ap_addr = -1;
|
|
|
|
}
|
|
|
|
|
2011-07-15 21:08:58 +00:00
|
|
|
#ifdef NEW_PCIB
|
|
|
|
/*
|
|
|
|
* Determine which address ranges this bridge decodes and setup
|
|
|
|
* resource managers for those ranges.
|
|
|
|
*/
|
|
|
|
if (pcib_host_res_init(sc->ap_dev, &sc->ap_host_res) != 0)
|
|
|
|
panic("failed to init hostb resources");
|
|
|
|
if (!acpi_disabled("hostres")) {
|
|
|
|
status = AcpiWalkResources(sc->ap_handle, "_CRS",
|
|
|
|
acpi_pcib_producer_handler, sc);
|
|
|
|
if (ACPI_FAILURE(status) && status != AE_NOT_FOUND)
|
|
|
|
device_printf(sc->ap_dev, "failed to parse resources: %s\n",
|
|
|
|
AcpiFormatException(status));
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2000-10-28 06:59:48 +00:00
|
|
|
/*
|
2002-11-22 18:11:13 +00:00
|
|
|
* Get our base bus number by evaluating _BBN.
|
2002-02-23 05:27:49 +00:00
|
|
|
* If this doesn't work, we assume we're bus number 0.
|
2000-10-28 06:59:48 +00:00
|
|
|
*
|
2004-10-31 15:02:53 +00:00
|
|
|
* XXX note that it may also not exist in the case where we are
|
2000-10-28 06:59:48 +00:00
|
|
|
* meant to use a private configuration space mechanism for this bus,
|
|
|
|
* so we should dig out our resources and check to see if we have
|
|
|
|
* anything like that. How do we do this?
|
2000-12-01 10:18:57 +00:00
|
|
|
* XXX If we have the requisite information, and if we don't think the
|
|
|
|
* default PCI configuration space handlers can deal with this bus,
|
|
|
|
* we should attach our own handler.
|
|
|
|
* XXX invoke _REG on this for the PCI config space address space?
|
2002-11-22 18:11:13 +00:00
|
|
|
* XXX It seems many BIOS's with multiple Host-PCI bridges do not set
|
|
|
|
* _BBN correctly. They set _BBN to zero for all bridges. Thus,
|
2009-06-09 13:44:17 +00:00
|
|
|
* if _BBN is zero and PCI bus 0 already exists, we try to read our
|
2002-11-22 18:11:13 +00:00
|
|
|
* bus number from the configuration registers at address _ADR.
|
2009-06-09 13:44:17 +00:00
|
|
|
* We only do this for domain/segment 0 in the hopes that this is
|
|
|
|
* only needed for old single-domain machines.
|
2000-10-28 06:59:48 +00:00
|
|
|
*/
|
2004-03-03 18:34:42 +00:00
|
|
|
status = acpi_GetInteger(sc->ap_handle, "_BBN", &sc->ap_bus);
|
2002-11-22 18:11:13 +00:00
|
|
|
if (ACPI_FAILURE(status)) {
|
2000-10-28 06:59:48 +00:00
|
|
|
if (status != AE_NOT_FOUND) {
|
2002-11-22 18:11:13 +00:00
|
|
|
device_printf(dev, "could not evaluate _BBN - %s\n",
|
|
|
|
AcpiFormatException(status));
|
2013-07-03 17:26:05 +00:00
|
|
|
return (ENXIO);
|
2002-11-25 21:55:04 +00:00
|
|
|
} else {
|
2004-05-28 16:38:37 +00:00
|
|
|
/* If it's not found, assume 0. */
|
2002-11-25 21:55:04 +00:00
|
|
|
sc->ap_bus = 0;
|
2000-10-28 06:59:48 +00:00
|
|
|
}
|
2002-11-22 18:11:13 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
2009-06-09 13:44:17 +00:00
|
|
|
* If this is segment 0, the bus is zero, and PCI bus 0 already
|
|
|
|
* exists, read the bus number via PCI config space.
|
2002-11-22 18:11:13 +00:00
|
|
|
*/
|
|
|
|
busok = 1;
|
2009-06-09 13:44:17 +00:00
|
|
|
if (sc->ap_segment == 0 && sc->ap_bus == 0 && bus0_seen) {
|
2002-11-25 21:55:04 +00:00
|
|
|
busok = 0;
|
2012-03-29 19:03:22 +00:00
|
|
|
if (sc->ap_addr != -1) {
|
2002-11-22 18:11:13 +00:00
|
|
|
/* XXX: We assume bus 0. */
|
2012-03-29 19:03:22 +00:00
|
|
|
slot = ACPI_ADR_PCI_SLOT(sc->ap_addr);
|
|
|
|
func = ACPI_ADR_PCI_FUNC(sc->ap_addr);
|
2002-11-22 18:11:13 +00:00
|
|
|
if (bootverbose)
|
|
|
|
device_printf(dev, "reading config registers from 0:%d:%d\n",
|
|
|
|
slot, func);
|
2002-11-25 21:55:04 +00:00
|
|
|
if (host_pcib_get_busno(pci_cfgregread, 0, slot, func, &busno) == 0)
|
2004-05-28 16:38:37 +00:00
|
|
|
device_printf(dev, "couldn't read bus number from cfg space\n");
|
2002-11-25 21:55:04 +00:00
|
|
|
else {
|
2002-11-22 18:11:13 +00:00
|
|
|
sc->ap_bus = busno;
|
2002-11-25 21:55:04 +00:00
|
|
|
busok = 1;
|
2002-11-22 18:11:13 +00:00
|
|
|
}
|
2002-02-23 05:27:49 +00:00
|
|
|
}
|
2000-10-28 06:59:48 +00:00
|
|
|
}
|
|
|
|
|
2014-02-12 04:30:37 +00:00
|
|
|
#if defined(NEW_PCIB) && defined(PCI_RES_BUS)
|
|
|
|
/*
|
|
|
|
* If nothing else worked, hope that ACPI at least lays out the
|
|
|
|
* Host-PCI bridges in order and that as a result the next free
|
|
|
|
* bus number is our bus number.
|
|
|
|
*/
|
|
|
|
if (busok == 0) {
|
|
|
|
/*
|
|
|
|
* If we have a region of bus numbers, use the first
|
|
|
|
* number for our bus.
|
|
|
|
*/
|
|
|
|
if (first_decoded_bus(sc, &start) == 0)
|
|
|
|
sc->ap_bus = start;
|
|
|
|
else {
|
|
|
|
rid = 0;
|
|
|
|
bus_res = pci_domain_alloc_bus(sc->ap_segment, dev, &rid, 0,
|
|
|
|
PCI_BUSMAX, 1, 0);
|
|
|
|
if (bus_res == NULL) {
|
|
|
|
device_printf(dev,
|
|
|
|
"could not allocate bus number\n");
|
|
|
|
pcib_host_res_free(dev, &sc->ap_host_res);
|
|
|
|
return (ENXIO);
|
|
|
|
}
|
|
|
|
sc->ap_bus = rman_get_start(bus_res);
|
|
|
|
pci_domain_release_bus(sc->ap_segment, dev, rid, bus_res);
|
|
|
|
}
|
|
|
|
} else {
|
2016-12-06 00:36:02 +00:00
|
|
|
/*
|
|
|
|
* Require the bus number from _BBN to match the start of any
|
|
|
|
* decoded range.
|
|
|
|
*/
|
|
|
|
if (first_decoded_bus(sc, &start) == 0 && sc->ap_bus != start) {
|
|
|
|
device_printf(dev,
|
|
|
|
"bus number %d does not match start of decoded range %ju\n",
|
|
|
|
sc->ap_bus, (uintmax_t)start);
|
|
|
|
pcib_host_res_free(dev, &sc->ap_host_res);
|
|
|
|
return (ENXIO);
|
|
|
|
}
|
2014-02-12 04:30:37 +00:00
|
|
|
}
|
|
|
|
#else
|
2002-11-22 18:11:13 +00:00
|
|
|
/*
|
|
|
|
* If nothing else worked, hope that ACPI at least lays out the
|
|
|
|
* host-PCI bridges in order and that as a result our unit number
|
|
|
|
* is actually our bus number. There are several reasons this
|
|
|
|
* might not be true.
|
|
|
|
*/
|
|
|
|
if (busok == 0) {
|
|
|
|
sc->ap_bus = device_get_unit(dev);
|
|
|
|
device_printf(dev, "trying bus number %d\n", sc->ap_bus);
|
|
|
|
}
|
2014-02-12 04:30:37 +00:00
|
|
|
#endif
|
2002-11-22 18:11:13 +00:00
|
|
|
|
2009-06-09 13:44:17 +00:00
|
|
|
/* If this is bus 0 on segment 0, note that it has been seen already. */
|
|
|
|
if (sc->ap_segment == 0 && sc->ap_bus == 0)
|
|
|
|
bus0_seen = 1;
|
2000-10-28 06:59:48 +00:00
|
|
|
|
2016-04-27 16:39:05 +00:00
|
|
|
acpi_pcib_fetch_prt(dev, &sc->ap_prt);
|
|
|
|
|
2018-01-12 23:34:16 +00:00
|
|
|
error = bus_dma_tag_create(bus_get_dma_tag(dev), 1,
|
|
|
|
0, BUS_SPACE_MAXADDR, BUS_SPACE_MAXADDR,
|
|
|
|
NULL, NULL, BUS_SPACE_MAXSIZE, BUS_SPACE_UNRESTRICTED,
|
|
|
|
BUS_SPACE_MAXSIZE, 0, NULL, NULL, &sc->ap_dma_tag);
|
|
|
|
if (error != 0)
|
|
|
|
goto errout;
|
|
|
|
error = bus_get_domain(dev, &domain);
|
|
|
|
if (error == 0)
|
|
|
|
error = bus_dma_tag_set_domain(sc->ap_dma_tag, domain);
|
|
|
|
/* Don't fail to attach if the domain can't be queried or set. */
|
|
|
|
error = 0;
|
|
|
|
|
2017-05-10 05:28:14 +00:00
|
|
|
bus_generic_probe(dev);
|
2016-04-27 16:39:05 +00:00
|
|
|
if (device_add_child(dev, "pci", -1) == NULL) {
|
2018-01-12 23:34:16 +00:00
|
|
|
bus_dma_tag_destroy(sc->ap_dma_tag);
|
|
|
|
sc->ap_dma_tag = NULL;
|
|
|
|
error = ENXIO;
|
|
|
|
goto errout;
|
2016-04-27 16:39:05 +00:00
|
|
|
}
|
|
|
|
return (bus_generic_attach(dev));
|
2018-01-12 23:34:16 +00:00
|
|
|
|
|
|
|
errout:
|
|
|
|
device_printf(device_get_parent(dev), "couldn't attach pci bus\n");
|
|
|
|
#if defined(NEW_PCIB) && defined(PCI_RES_BUS)
|
|
|
|
pcib_host_res_free(dev, &sc->ap_host_res);
|
|
|
|
#endif
|
|
|
|
return (error);
|
2000-10-28 06:59:48 +00:00
|
|
|
}
|
|
|
|
|
2001-07-05 07:20:51 +00:00
|
|
|
/*
|
|
|
|
* Support for standard PCI bridge ivars.
|
|
|
|
*/
|
2000-10-28 06:59:48 +00:00
|
|
|
static int
|
|
|
|
acpi_pcib_read_ivar(device_t dev, device_t child, int which, uintptr_t *result)
|
|
|
|
{
|
2002-08-26 18:30:27 +00:00
|
|
|
struct acpi_hpcib_softc *sc = device_get_softc(dev);
|
2000-10-28 06:59:48 +00:00
|
|
|
|
|
|
|
switch (which) {
|
2007-09-30 11:05:18 +00:00
|
|
|
case PCIB_IVAR_DOMAIN:
|
2011-05-02 19:02:30 +00:00
|
|
|
*result = sc->ap_segment;
|
2007-09-30 11:05:18 +00:00
|
|
|
return (0);
|
2004-05-28 16:38:37 +00:00
|
|
|
case PCIB_IVAR_BUS:
|
2000-10-28 06:59:48 +00:00
|
|
|
*result = sc->ap_bus;
|
2004-05-28 16:38:37 +00:00
|
|
|
return (0);
|
|
|
|
case ACPI_IVAR_HANDLE:
|
2002-08-26 18:30:27 +00:00
|
|
|
*result = (uintptr_t)sc->ap_handle;
|
2004-05-28 16:38:37 +00:00
|
|
|
return (0);
|
2004-06-30 16:08:03 +00:00
|
|
|
case ACPI_IVAR_FLAGS:
|
|
|
|
*result = (uintptr_t)sc->ap_flags;
|
|
|
|
return (0);
|
2000-10-28 06:59:48 +00:00
|
|
|
}
|
2004-05-28 16:38:37 +00:00
|
|
|
return (ENOENT);
|
2000-10-28 06:59:48 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
acpi_pcib_write_ivar(device_t dev, device_t child, int which, uintptr_t value)
|
|
|
|
{
|
2004-10-31 15:02:53 +00:00
|
|
|
struct acpi_hpcib_softc *sc = device_get_softc(dev);
|
2000-10-28 06:59:48 +00:00
|
|
|
|
|
|
|
switch (which) {
|
2007-09-30 11:05:18 +00:00
|
|
|
case PCIB_IVAR_DOMAIN:
|
|
|
|
return (EINVAL);
|
2004-05-28 16:38:37 +00:00
|
|
|
case PCIB_IVAR_BUS:
|
2000-10-28 06:59:48 +00:00
|
|
|
sc->ap_bus = value;
|
2004-05-28 16:38:37 +00:00
|
|
|
return (0);
|
2004-06-30 16:08:03 +00:00
|
|
|
case ACPI_IVAR_HANDLE:
|
|
|
|
sc->ap_handle = (ACPI_HANDLE)value;
|
|
|
|
return (0);
|
|
|
|
case ACPI_IVAR_FLAGS:
|
|
|
|
sc->ap_flags = (int)value;
|
|
|
|
return (0);
|
2000-10-28 06:59:48 +00:00
|
|
|
}
|
2004-05-28 16:38:37 +00:00
|
|
|
return (ENOENT);
|
2000-10-28 06:59:48 +00:00
|
|
|
}
|
|
|
|
|
2004-05-28 16:38:37 +00:00
|
|
|
static uint32_t
|
2009-02-05 18:40:42 +00:00
|
|
|
acpi_pcib_read_config(device_t dev, u_int bus, u_int slot, u_int func,
|
|
|
|
u_int reg, int bytes)
|
2000-10-28 06:59:48 +00:00
|
|
|
{
|
2004-05-28 16:38:37 +00:00
|
|
|
return (pci_cfgregread(bus, slot, func, reg, bytes));
|
2000-10-28 06:59:48 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
2009-02-05 18:40:42 +00:00
|
|
|
acpi_pcib_write_config(device_t dev, u_int bus, u_int slot, u_int func,
|
|
|
|
u_int reg, uint32_t data, int bytes)
|
2000-10-28 06:59:48 +00:00
|
|
|
{
|
|
|
|
pci_cfgregwrite(bus, slot, func, reg, data, bytes);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
2002-08-26 18:30:27 +00:00
|
|
|
acpi_pcib_acpi_route_interrupt(device_t pcib, device_t dev, int pin)
|
2000-10-28 06:59:48 +00:00
|
|
|
{
|
Rework the ACPI PCI link code.
- Use a new-bus device driver for the ACPI PCI link devices. The devices
are called pci_linkX. The driver includes suspend/resume support so that
the ACPI bridge drivers no longer have to poke the links to get them
to handle suspend/resume. Also, the code to handle which IRQs a link is
routed to and choosing an IRQ when a link is not already routed is all
contained in the link driver. The PCI bridge drivers now ask the link
driver which IRQ to use once they determine that a _PRT entry does not
use a hardwired interrupt number.
- The new link driver includes support for multiple IRQ resources per
link device as well as preserving any non-IRQ resources when adjusting
the IRQ that a link is routed to.
- The entire approach to routing when using a link device is now
link-centric rather than pci bus/device/pin specific. Thus, when
using a tunable to override the default IRQ settings, one now uses
a single tunable to route an entire link rather than routing a single
device that uses the link (which has great foot-shooting potential if
the user tries to route the same link to two different IRQs using two
different pci bus/device/pin hints). For example, to adjust the IRQ
that \_SB_.LNKA uses, one would set 'hw.pci.link.LNKA.irq=10' from the
loader.
- As a side effect of having the link driver, unused link devices will now
be disabled when they are probed.
- The algorithm for choosing an IRQ for a link that doesn't already have an
IRQ assigned is now much closer to the one used in $PIR routing. When a
link is routed via an ISA IRQ, only known-good IRQs that the BIOS has
already used are used for routing instead of using probabilities to
guess at which IRQs are probably not used by an ISA device. One change
from $PIR is that the SCI is always considered a viable ISA IRQ, so that
if the BIOS does not setup any IRQs the kernel will degenerate to routing
all interrupts over the SCI. For non ISA IRQs, interrupts are picked
from the possible pool using a simplistic weighting algorithm.
Tested by: ru, scottl, others on acpi@
Reviewed by: njl
2004-11-23 22:26:44 +00:00
|
|
|
struct acpi_hpcib_softc *sc = device_get_softc(pcib);
|
2001-07-05 07:20:51 +00:00
|
|
|
|
Rework the ACPI PCI link code.
- Use a new-bus device driver for the ACPI PCI link devices. The devices
are called pci_linkX. The driver includes suspend/resume support so that
the ACPI bridge drivers no longer have to poke the links to get them
to handle suspend/resume. Also, the code to handle which IRQs a link is
routed to and choosing an IRQ when a link is not already routed is all
contained in the link driver. The PCI bridge drivers now ask the link
driver which IRQ to use once they determine that a _PRT entry does not
use a hardwired interrupt number.
- The new link driver includes support for multiple IRQ resources per
link device as well as preserving any non-IRQ resources when adjusting
the IRQ that a link is routed to.
- The entire approach to routing when using a link device is now
link-centric rather than pci bus/device/pin specific. Thus, when
using a tunable to override the default IRQ settings, one now uses
a single tunable to route an entire link rather than routing a single
device that uses the link (which has great foot-shooting potential if
the user tries to route the same link to two different IRQs using two
different pci bus/device/pin hints). For example, to adjust the IRQ
that \_SB_.LNKA uses, one would set 'hw.pci.link.LNKA.irq=10' from the
loader.
- As a side effect of having the link driver, unused link devices will now
be disabled when they are probed.
- The algorithm for choosing an IRQ for a link that doesn't already have an
IRQ assigned is now much closer to the one used in $PIR routing. When a
link is routed via an ISA IRQ, only known-good IRQs that the BIOS has
already used are used for routing instead of using probabilities to
guess at which IRQs are probably not used by an ISA device. One change
from $PIR is that the SCI is always considered a viable ISA IRQ, so that
if the BIOS does not setup any IRQs the kernel will degenerate to routing
all interrupts over the SCI. For non ISA IRQs, interrupts are picked
from the possible pool using a simplistic weighting algorithm.
Tested by: ru, scottl, others on acpi@
Reviewed by: njl
2004-11-23 22:26:44 +00:00
|
|
|
return (acpi_pcib_route_interrupt(pcib, dev, pin, &sc->ap_prt));
|
2000-10-28 06:59:48 +00:00
|
|
|
}
|
2004-04-09 15:44:34 +00:00
|
|
|
|
2006-12-12 19:27:01 +00:00
|
|
|
static int
|
|
|
|
acpi_pcib_alloc_msi(device_t pcib, device_t dev, int count, int maxcount,
|
|
|
|
int *irqs)
|
|
|
|
{
|
|
|
|
device_t bus;
|
|
|
|
|
|
|
|
bus = device_get_parent(pcib);
|
|
|
|
return (PCIB_ALLOC_MSI(device_get_parent(bus), dev, count, maxcount,
|
|
|
|
irqs));
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
2007-05-02 17:50:36 +00:00
|
|
|
acpi_pcib_alloc_msix(device_t pcib, device_t dev, int *irq)
|
2006-12-12 19:27:01 +00:00
|
|
|
{
|
|
|
|
device_t bus;
|
|
|
|
|
|
|
|
bus = device_get_parent(pcib);
|
2007-05-02 17:50:36 +00:00
|
|
|
return (PCIB_ALLOC_MSIX(device_get_parent(bus), dev, irq));
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
acpi_pcib_map_msi(device_t pcib, device_t dev, int irq, uint64_t *addr,
|
|
|
|
uint32_t *data)
|
|
|
|
{
|
2012-03-29 19:03:22 +00:00
|
|
|
struct acpi_hpcib_softc *sc;
|
|
|
|
device_t bus, hostb;
|
|
|
|
int error;
|
2007-05-02 17:50:36 +00:00
|
|
|
|
|
|
|
bus = device_get_parent(pcib);
|
2012-03-29 19:03:22 +00:00
|
|
|
error = PCIB_MAP_MSI(device_get_parent(bus), dev, irq, addr, data);
|
|
|
|
if (error)
|
|
|
|
return (error);
|
|
|
|
|
2012-10-10 00:06:31 +00:00
|
|
|
sc = device_get_softc(pcib);
|
2012-03-29 19:03:22 +00:00
|
|
|
if (sc->ap_addr == -1)
|
|
|
|
return (0);
|
|
|
|
/* XXX: Assumes all bridges are on bus 0. */
|
|
|
|
hostb = pci_find_dbsf(sc->ap_segment, 0, ACPI_ADR_PCI_SLOT(sc->ap_addr),
|
|
|
|
ACPI_ADR_PCI_FUNC(sc->ap_addr));
|
|
|
|
if (hostb != NULL)
|
|
|
|
pci_ht_map_msi(hostb, *addr);
|
|
|
|
return (0);
|
2006-12-12 19:27:01 +00:00
|
|
|
}
|
|
|
|
|
2004-04-09 15:44:34 +00:00
|
|
|
struct resource *
|
|
|
|
acpi_pcib_acpi_alloc_resource(device_t dev, device_t child, int type, int *rid,
|
2016-01-27 02:23:54 +00:00
|
|
|
rman_res_t start, rman_res_t end, rman_res_t count, u_int flags)
|
2004-04-09 15:44:34 +00:00
|
|
|
{
|
2011-07-15 21:08:58 +00:00
|
|
|
#ifdef NEW_PCIB
|
|
|
|
struct acpi_hpcib_softc *sc;
|
2011-10-12 14:13:32 +00:00
|
|
|
struct resource *res;
|
2011-07-15 21:08:58 +00:00
|
|
|
#endif
|
2011-06-22 16:15:15 +00:00
|
|
|
|
|
|
|
#if defined(__i386__) || defined(__amd64__)
|
|
|
|
start = hostb_alloc_start(type, start, end, count);
|
|
|
|
#endif
|
2011-07-15 21:08:58 +00:00
|
|
|
|
|
|
|
#ifdef NEW_PCIB
|
|
|
|
sc = device_get_softc(dev);
|
2014-02-12 04:30:37 +00:00
|
|
|
#ifdef PCI_RES_BUS
|
|
|
|
if (type == PCI_RES_BUS)
|
|
|
|
return (pci_domain_alloc_bus(sc->ap_segment, child, rid, start, end,
|
|
|
|
count, flags));
|
|
|
|
#endif
|
2011-10-12 14:13:32 +00:00
|
|
|
res = pcib_host_res_alloc(&sc->ap_host_res, child, type, rid, start, end,
|
|
|
|
count, flags);
|
2011-12-29 16:23:14 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* XXX: If this is a request for a specific range, assume it is
|
|
|
|
* correct and pass it up to the parent. What we probably want to
|
|
|
|
* do long-term is explicitly trust any firmware-configured
|
|
|
|
* resources during the initial bus scan on boot and then disable
|
|
|
|
* this after that.
|
|
|
|
*/
|
2011-10-12 14:13:32 +00:00
|
|
|
if (res == NULL && start + count - 1 == end)
|
2011-12-29 16:23:14 +00:00
|
|
|
res = bus_generic_alloc_resource(dev, child, type, rid, start, end,
|
|
|
|
count, flags);
|
2011-10-12 14:13:32 +00:00
|
|
|
return (res);
|
2011-07-15 21:08:58 +00:00
|
|
|
#else
|
2004-05-28 16:38:37 +00:00
|
|
|
return (bus_generic_alloc_resource(dev, child, type, rid, start, end,
|
|
|
|
count, flags));
|
2011-07-15 21:08:58 +00:00
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef NEW_PCIB
|
|
|
|
int
|
|
|
|
acpi_pcib_acpi_adjust_resource(device_t dev, device_t child, int type,
|
2016-01-27 02:23:54 +00:00
|
|
|
struct resource *r, rman_res_t start, rman_res_t end)
|
2011-07-15 21:08:58 +00:00
|
|
|
{
|
|
|
|
struct acpi_hpcib_softc *sc;
|
|
|
|
|
|
|
|
sc = device_get_softc(dev);
|
2014-02-12 04:30:37 +00:00
|
|
|
#ifdef PCI_RES_BUS
|
|
|
|
if (type == PCI_RES_BUS)
|
|
|
|
return (pci_domain_adjust_bus(sc->ap_segment, child, r, start,
|
|
|
|
end));
|
|
|
|
#endif
|
2011-07-15 21:08:58 +00:00
|
|
|
return (pcib_host_res_adjust(&sc->ap_host_res, child, type, r, start,
|
|
|
|
end));
|
2004-04-09 15:44:34 +00:00
|
|
|
}
|
2014-02-12 04:30:37 +00:00
|
|
|
|
|
|
|
#ifdef PCI_RES_BUS
|
|
|
|
int
|
|
|
|
acpi_pcib_acpi_release_resource(device_t dev, device_t child, int type, int rid,
|
|
|
|
struct resource *r)
|
|
|
|
{
|
|
|
|
struct acpi_hpcib_softc *sc;
|
|
|
|
|
|
|
|
sc = device_get_softc(dev);
|
|
|
|
if (type == PCI_RES_BUS)
|
|
|
|
return (pci_domain_release_bus(sc->ap_segment, child, rid, r));
|
|
|
|
return (bus_generic_release_resource(dev, child, type, rid, r));
|
|
|
|
}
|
|
|
|
#endif
|
2011-07-15 21:08:58 +00:00
|
|
|
#endif
|
2017-02-25 06:11:59 +00:00
|
|
|
|
|
|
|
static int
|
|
|
|
acpi_pcib_request_feature(device_t pcib, device_t dev, enum pci_feature feature)
|
|
|
|
{
|
|
|
|
uint32_t osc_ctl;
|
|
|
|
struct acpi_hpcib_softc *sc;
|
|
|
|
|
2017-04-27 16:32:42 +00:00
|
|
|
sc = device_get_softc(pcib);
|
2017-02-25 06:11:59 +00:00
|
|
|
|
|
|
|
switch (feature) {
|
|
|
|
case PCI_FEATURE_HP:
|
|
|
|
osc_ctl = PCIM_OSC_CTL_PCIE_HP;
|
|
|
|
break;
|
|
|
|
case PCI_FEATURE_AER:
|
|
|
|
osc_ctl = PCIM_OSC_CTL_PCIE_AER;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return (EINVAL);
|
|
|
|
}
|
|
|
|
|
|
|
|
return (acpi_pcib_osc(sc, osc_ctl));
|
|
|
|
}
|
2018-01-12 23:34:16 +00:00
|
|
|
|
|
|
|
static bus_dma_tag_t
|
|
|
|
acpi_pcib_get_dma_tag(device_t bus, device_t child)
|
|
|
|
{
|
|
|
|
struct acpi_hpcib_softc *sc;
|
|
|
|
|
|
|
|
sc = device_get_softc(bus);
|
|
|
|
|
|
|
|
return (sc->ap_dma_tag);
|
|
|
|
}
|