d/freebsd-nq
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Better support for recent Myricom 10GbE NICs

Browse Source 
- Update to firmware 1.4.39 for dual-chip NIC (10G-PCIE2-xxx)
  support, and SFP+ i2c support

- Identify newer "B" NICs (10G-PCIEx-8B-x) correctly, rather than
  mis-identifying them as "A" NICs (cosmetic only)

- Identify the IFM_10G_LRM ifmedia type, where applicable.

- Identify ifmedia types for SFP+ based NICs

- Update copyright

Sponsored by: Myricom
MFC after: 1 week
This commit is contained in:
Andrew Gallatin 2009-02-17 22:15:58 +00:00
parent b3747cb7d6
commit 016385508f
7 changed files with 32797 additions and 32826 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14021
sys/dev/mxge/eth_z8e.h
View File

File diff suppressed because it is too large Load Diff

14109
sys/dev/mxge/ethp_z8e.h
View File

File diff suppressed because it is too large Load Diff

106
sys/dev/mxge/if_mxge.c
View File

@ -1,6 +1,6 @@
/****************************************************************************** /******************************************************************************
Copyright (c) 2006-2008, Myricom Inc. Copyright (c) 2006-2009, Myricom Inc.
All rights reserved. All rights reserved.
Redistribution and use in source and binary forms, with or without Redistribution and use in source and binary forms, with or without
@ -142,13 +142,29 @@ static void mxge_tick(void *arg);
static int static int
mxge_probe(device_t dev) mxge_probe(device_t dev)
{ {
if ((pci_get_vendor(dev) == MXGE_PCI_VENDOR_MYRICOM) && int rev;
((pci_get_device(dev) == MXGE_PCI_DEVICE_Z8E) ||
(pci_get_device(dev) == MXGE_PCI_DEVICE_Z8E_9))) {
device_set_desc(dev, "Myri10G-PCIE-8A"); if ((pci_get_vendor(dev) == MXGE_PCI_VENDOR_MYRICOM) &&
return 0; ((pci_get_device(dev) == MXGE_PCI_DEVICE_Z8E) ||
} (pci_get_device(dev) == MXGE_PCI_DEVICE_Z8E_9))) {
return ENXIO; rev = pci_get_revid(dev);
switch (rev) {
case MXGE_PCI_REV_Z8E:
device_set_desc(dev, "Myri10G-PCIE-8A");
break;
case MXGE_PCI_REV_Z8ES:
device_set_desc(dev, "Myri10G-PCIE-8B");
break;
default:
device_set_desc(dev, "Myri10G-PCIE-8??");
device_printf(dev, "Unrecognized rev %d NIC\n",
rev);
break;
}
return 0;
}
return ENXIO;
} }
static void static void
@ -2505,18 +2521,25 @@ mxge_tx_done(struct mxge_slice_state *ss, uint32_t mcp_idx)
} }
} }
static struct mxge_media_type mxge_media_types[] = static struct mxge_media_type mxge_xfp_media_types[] =
{ {
{IFM_10G_CX4, 0x7f, "10GBASE-CX4 (module)"}, {IFM_10G_CX4, 0x7f, "10GBASE-CX4 (module)"},
{IFM_10G_SR, (1 << 7), "10GBASE-SR"}, {IFM_10G_SR, (1 << 7), "10GBASE-SR"},
{IFM_10G_LR, (1 << 6), "10GBASE-LR"}, {IFM_10G_LR, (1 << 6), "10GBASE-LR"},
{0, (1 << 5), "10GBASE-ER"}, {0, (1 << 5), "10GBASE-ER"},
{0, (1 << 4), "10GBASE-LRM"}, {IFM_10G_LRM, (1 << 4), "10GBASE-LRM"},
{0, (1 << 3), "10GBASE-SW"}, {0, (1 << 3), "10GBASE-SW"},
{0, (1 << 2), "10GBASE-LW"}, {0, (1 << 2), "10GBASE-LW"},
{0, (1 << 1), "10GBASE-EW"}, {0, (1 << 1), "10GBASE-EW"},
{0, (1 << 0), "Reserved"} {0, (1 << 0), "Reserved"}
}; };
static struct mxge_media_type mxge_sfp_media_types[] =
{
{0, (1 << 0), "Reserved"},
{IFM_10G_LRM, (1 << 6), "10GBASE-LRM"},
{IFM_10G_LR, (1 << 5), "10GBASE-LR"},
{IFM_10G_SR, (1 << 4), "10GBASE-SR"}
};
static void static void
mxge_set_media(mxge_softc_t *sc, int type) mxge_set_media(mxge_softc_t *sc, int type)
@ -2539,8 +2562,11 @@ static void
mxge_media_probe(mxge_softc_t *sc) mxge_media_probe(mxge_softc_t *sc)
{ {
mxge_cmd_t cmd; mxge_cmd_t cmd;
char *cage_type;
char *ptr; char *ptr;
int i, err, ms; struct mxge_media_type *mxge_media_types = NULL;
int i, err, ms, mxge_media_type_entries;
uint32_t byte;
sc->need_media_probe = 0; sc->need_media_probe = 0;
@ -2568,16 +2594,38 @@ mxge_media_probe(mxge_softc_t *sc)
} }
} }
if (*ptr == 'C') { if (*ptr == 'C') {
/* -C is CX4 */
mxge_set_media(sc, IFM_10G_CX4); mxge_set_media(sc, IFM_10G_CX4);
return; return;
} }
else if (*ptr == 'Q') { else if (*ptr == 'Q') {
/* -Q is Quad Ribbon Fiber */
device_printf(sc->dev, "Quad Ribbon Fiber Media\n"); device_printf(sc->dev, "Quad Ribbon Fiber Media\n");
/* FreeBSD has no media type for Quad ribbon fiber */ /* FreeBSD has no media type for Quad ribbon fiber */
return; return;
} }
if (*ptr != 'R') { if (*ptr == 'R') {
/* -R is XFP */
mxge_media_types = mxge_xfp_media_types;
mxge_media_type_entries =
sizeof (mxge_xfp_media_types) /
sizeof (mxge_xfp_media_types[0]);
byte = MXGE_XFP_COMPLIANCE_BYTE;
cage_type = "XFP";
}
if (*ptr == 'S' || *(ptr +1) == 'S') {
/* -S or -2S is SFP+ */
mxge_media_types = mxge_sfp_media_types;
mxge_media_type_entries =
sizeof (mxge_sfp_media_types) /
sizeof (mxge_sfp_media_types[0]);
cage_type = "SFP+";
byte = 3;
}
if (mxge_media_types == NULL) {
device_printf(sc->dev, "Unknown media type: %c\n", *ptr); device_printf(sc->dev, "Unknown media type: %c\n", *ptr);
return; return;
} }
@ -2591,52 +2639,52 @@ mxge_media_probe(mxge_softc_t *sc)
*/ */
cmd.data0 = 0; /* just fetch 1 byte, not all 256 */ cmd.data0 = 0; /* just fetch 1 byte, not all 256 */
cmd.data1 = MXGE_XFP_COMPLIANCE_BYTE; /* the byte we want */ cmd.data1 = byte;
err = mxge_send_cmd(sc, MXGEFW_CMD_XFP_I2C_READ, &cmd); err = mxge_send_cmd(sc, MXGEFW_CMD_I2C_READ, &cmd);
if (err == MXGEFW_CMD_ERROR_XFP_FAILURE) { if (err == MXGEFW_CMD_ERROR_I2C_FAILURE) {
device_printf(sc->dev, "failed to read XFP\n"); device_printf(sc->dev, "failed to read XFP\n");
} }
if (err == MXGEFW_CMD_ERROR_XFP_ABSENT) { if (err == MXGEFW_CMD_ERROR_I2C_ABSENT) {
device_printf(sc->dev, "Type R with no XFP!?!?\n"); device_printf(sc->dev, "Type R/S with no XFP!?!?\n");
} }
if (err != MXGEFW_CMD_OK) { if (err != MXGEFW_CMD_OK) {
return; return;
} }
/* now we wait for the data to be cached */ /* now we wait for the data to be cached */
cmd.data0 = MXGE_XFP_COMPLIANCE_BYTE; cmd.data0 = byte;
err = mxge_send_cmd(sc, MXGEFW_CMD_XFP_BYTE, &cmd); err = mxge_send_cmd(sc, MXGEFW_CMD_I2C_BYTE, &cmd);
for (ms = 0; (err == EBUSY) && (ms < 50); ms++) { for (ms = 0; (err == EBUSY) && (ms < 50); ms++) {
DELAY(1000); DELAY(1000);
cmd.data0 = MXGE_XFP_COMPLIANCE_BYTE; cmd.data0 = byte;
err = mxge_send_cmd(sc, MXGEFW_CMD_XFP_BYTE, &cmd); err = mxge_send_cmd(sc, MXGEFW_CMD_I2C_BYTE, &cmd);
} }
if (err != MXGEFW_CMD_OK) { if (err != MXGEFW_CMD_OK) {
device_printf(sc->dev, "failed to read XFP (%d, %dms)\n", device_printf(sc->dev, "failed to read %s (%d, %dms)\n",
err, ms); cage_type, err, ms);
return; return;
} }
if (cmd.data0 == mxge_media_types[0].bitmask) { if (cmd.data0 == mxge_media_types[0].bitmask) {
if (mxge_verbose) if (mxge_verbose)
device_printf(sc->dev, "XFP:%s\n", device_printf(sc->dev, "%s:%s\n", cage_type,
mxge_media_types[0].name); mxge_media_types[0].name);
mxge_set_media(sc, IFM_10G_CX4); mxge_set_media(sc, IFM_10G_CX4);
return; return;
} }
for (i = 1; for (i = 1; i < mxge_media_type_entries; i++) {
i < sizeof (mxge_media_types) / sizeof (mxge_media_types[0]);
i++) {
if (cmd.data0 & mxge_media_types[i].bitmask) { if (cmd.data0 & mxge_media_types[i].bitmask) {
if (mxge_verbose) if (mxge_verbose)
device_printf(sc->dev, "XFP:%s\n", device_printf(sc->dev, "%s:%s\n",
cage_type,
mxge_media_types[i].name); mxge_media_types[i].name);
mxge_set_media(sc, mxge_media_types[i].flag); mxge_set_media(sc, mxge_media_types[i].flag);
return; return;
} }
} }
device_printf(sc->dev, "XFP media 0x%x unknown\n", cmd.data0); device_printf(sc->dev, "%s media 0x%x unknown\n", cage_type,
cmd.data0);
return; return;
} }

5
sys/dev/mxge/if_mxge_var.h
View File

@ -1,6 +1,6 @@
/******************************************************************************* /*******************************************************************************
Copyright (c) 2006-2007, Myricom Inc. Copyright (c) 2006-2009, Myricom Inc.
All rights reserved. All rights reserved.
Redistribution and use in source and binary forms, with or without Redistribution and use in source and binary forms, with or without
@ -263,7 +263,10 @@ struct mxge_softc {
#define MXGE_PCI_VENDOR_MYRICOM 0x14c1 #define MXGE_PCI_VENDOR_MYRICOM 0x14c1
#define MXGE_PCI_DEVICE_Z8E 0x0008 #define MXGE_PCI_DEVICE_Z8E 0x0008
#define MXGE_PCI_DEVICE_Z8E_9 0x0009 #define MXGE_PCI_DEVICE_Z8E_9 0x0009
#define MXGE_PCI_REV_Z8E 0
#define MXGE_PCI_REV_Z8ES 1
#define MXGE_XFP_COMPLIANCE_BYTE 131 #define MXGE_XFP_COMPLIANCE_BYTE 131
#define MXGE_SFP_COMPLIANCE_BYTE 3
#define MXGE_HIGHPART_TO_U32(X) \ #define MXGE_HIGHPART_TO_U32(X) \
(sizeof (X) == 8) ? ((uint32_t)((uint64_t)(X) >> 32)) : (0) (sizeof (X) == 8) ? ((uint32_t)((uint64_t)(X) >> 32)) : (0)

177
sys/dev/mxge/mxge_mcp.h
View File

@ -1,6 +1,6 @@
/******************************************************************************* /*******************************************************************************
Copyright (c) 2006-2008, Myricom Inc. Copyright (c) 2006-2009, Myricom Inc.
All rights reserved. All rights reserved.
Redistribution and use in source and binary forms, with or without Redistribution and use in source and binary forms, with or without
@ -34,7 +34,7 @@ $FreeBSD$
#define MXGEFW_VERSION_MAJOR 1 #define MXGEFW_VERSION_MAJOR 1
#define MXGEFW_VERSION_MINOR 4 #define MXGEFW_VERSION_MINOR 4
#ifdef MXGEFW #if defined MXGEFW && !defined _stdint_h_
typedef signed char int8_t; typedef signed char int8_t;
typedef signed short int16_t; typedef signed short int16_t;
typedef signed int int32_t; typedef signed int int32_t;
@ -182,63 +182,63 @@ enum myri10ge_mcp_cmd_type {
MXGEFW_CMD_NONE = 0, MXGEFW_CMD_NONE = 0,
/* Reset the mcp, it is left in a safe state, waiting /* Reset the mcp, it is left in a safe state, waiting
for the driver to set all its parameters */ for the driver to set all its parameters */
MXGEFW_CMD_RESET, MXGEFW_CMD_RESET = 1,
/* get the version number of the current firmware.. /* get the version number of the current firmware..
(may be available in the eeprom strings..? */ (may be available in the eeprom strings..? */
MXGEFW_GET_MCP_VERSION, MXGEFW_GET_MCP_VERSION = 2,
/* Parameters which must be set by the driver before it can /* Parameters which must be set by the driver before it can
issue MXGEFW_CMD_ETHERNET_UP. They persist until the next issue MXGEFW_CMD_ETHERNET_UP. They persist until the next
MXGEFW_CMD_RESET is issued */ MXGEFW_CMD_RESET is issued */
MXGEFW_CMD_SET_INTRQ_DMA, MXGEFW_CMD_SET_INTRQ_DMA = 3,
/* data0 = LSW of the host address /* data0 = LSW of the host address
* data1 = MSW of the host address * data1 = MSW of the host address
* data2 = slice number if multiple slices are used * data2 = slice number if multiple slices are used
*/ */
MXGEFW_CMD_SET_BIG_BUFFER_SIZE, /* in bytes, power of 2 */ MXGEFW_CMD_SET_BIG_BUFFER_SIZE = 4, /* in bytes, power of 2 */
MXGEFW_CMD_SET_SMALL_BUFFER_SIZE, /* in bytes */ MXGEFW_CMD_SET_SMALL_BUFFER_SIZE = 5, /* in bytes */
/* Parameters which refer to lanai SRAM addresses where the /* Parameters which refer to lanai SRAM addresses where the
driver must issue PIO writes for various things */ driver must issue PIO writes for various things */
MXGEFW_CMD_GET_SEND_OFFSET, MXGEFW_CMD_GET_SEND_OFFSET = 6,
MXGEFW_CMD_GET_SMALL_RX_OFFSET, MXGEFW_CMD_GET_SMALL_RX_OFFSET = 7,
MXGEFW_CMD_GET_BIG_RX_OFFSET, MXGEFW_CMD_GET_BIG_RX_OFFSET = 8,
/* data0 = slice number if multiple slices are used */ /* data0 = slice number if multiple slices are used */
MXGEFW_CMD_GET_IRQ_ACK_OFFSET, MXGEFW_CMD_GET_IRQ_ACK_OFFSET = 9,
MXGEFW_CMD_GET_IRQ_DEASSERT_OFFSET, MXGEFW_CMD_GET_IRQ_DEASSERT_OFFSET = 10,
/* Parameters which refer to rings stored on the MCP, /* Parameters which refer to rings stored on the MCP,
and whose size is controlled by the mcp */ and whose size is controlled by the mcp */
MXGEFW_CMD_GET_SEND_RING_SIZE, /* in bytes */ MXGEFW_CMD_GET_SEND_RING_SIZE = 11, /* in bytes */
MXGEFW_CMD_GET_RX_RING_SIZE, /* in bytes */ MXGEFW_CMD_GET_RX_RING_SIZE = 12, /* in bytes */
/* Parameters which refer to rings stored in the host, /* Parameters which refer to rings stored in the host,
and whose size is controlled by the host. Note that and whose size is controlled by the host. Note that
all must be physically contiguous and must contain all must be physically contiguous and must contain
a power of 2 number of entries. */ a power of 2 number of entries. */
MXGEFW_CMD_SET_INTRQ_SIZE, /* in bytes */ MXGEFW_CMD_SET_INTRQ_SIZE = 13, /* in bytes */
#define MXGEFW_CMD_SET_INTRQ_SIZE_FLAG_NO_STRICT_SIZE_CHECK (1 << 31) #define MXGEFW_CMD_SET_INTRQ_SIZE_FLAG_NO_STRICT_SIZE_CHECK (1 << 31)
/* command to bring ethernet interface up. Above parameters /* command to bring ethernet interface up. Above parameters
(plus mtu & mac address) must have been exchanged prior (plus mtu & mac address) must have been exchanged prior
to issuing this command */ to issuing this command */
MXGEFW_CMD_ETHERNET_UP, MXGEFW_CMD_ETHERNET_UP = 14,
/* command to bring ethernet interface down. No further sends /* command to bring ethernet interface down. No further sends
or receives may be processed until an MXGEFW_CMD_ETHERNET_UP or receives may be processed until an MXGEFW_CMD_ETHERNET_UP
is issued, and all interrupt queues must be flushed prior is issued, and all interrupt queues must be flushed prior
to ack'ing this command */ to ack'ing this command */
MXGEFW_CMD_ETHERNET_DOWN, MXGEFW_CMD_ETHERNET_DOWN = 15,
/* commands the driver may issue live, without resetting /* commands the driver may issue live, without resetting
the nic. Note that increasing the mtu "live" should the nic. Note that increasing the mtu "live" should
@ -246,40 +246,40 @@ enum myri10ge_mcp_cmd_type {
sufficiently large to handle the new mtu. Decreasing sufficiently large to handle the new mtu. Decreasing
the mtu live is safe */ the mtu live is safe */
MXGEFW_CMD_SET_MTU, MXGEFW_CMD_SET_MTU = 16,
MXGEFW_CMD_GET_INTR_COAL_DELAY_OFFSET, /* in microseconds */ MXGEFW_CMD_GET_INTR_COAL_DELAY_OFFSET = 17, /* in microseconds */
MXGEFW_CMD_SET_STATS_INTERVAL, /* in microseconds */ MXGEFW_CMD_SET_STATS_INTERVAL = 18, /* in microseconds */
MXGEFW_CMD_SET_STATS_DMA_OBSOLETE, /* replaced by SET_STATS_DMA_V2 */ MXGEFW_CMD_SET_STATS_DMA_OBSOLETE = 19, /* replaced by SET_STATS_DMA_V2 */
MXGEFW_ENABLE_PROMISC, MXGEFW_ENABLE_PROMISC = 20,
MXGEFW_DISABLE_PROMISC, MXGEFW_DISABLE_PROMISC = 21,
MXGEFW_SET_MAC_ADDRESS, MXGEFW_SET_MAC_ADDRESS = 22,
MXGEFW_ENABLE_FLOW_CONTROL, MXGEFW_ENABLE_FLOW_CONTROL = 23,
MXGEFW_DISABLE_FLOW_CONTROL, MXGEFW_DISABLE_FLOW_CONTROL = 24,
/* do a DMA test /* do a DMA test
data0,data1 = DMA address data0,data1 = DMA address
data2 = RDMA length (MSH), WDMA length (LSH) data2 = RDMA length (MSH), WDMA length (LSH)
command return data = repetitions (MSH), 0.5-ms ticks (LSH) command return data = repetitions (MSH), 0.5-ms ticks (LSH)
*/ */
MXGEFW_DMA_TEST, MXGEFW_DMA_TEST = 25,
MXGEFW_ENABLE_ALLMULTI, MXGEFW_ENABLE_ALLMULTI = 26,
MXGEFW_DISABLE_ALLMULTI, MXGEFW_DISABLE_ALLMULTI = 27,
/* returns MXGEFW_CMD_ERROR_MULTICAST /* returns MXGEFW_CMD_ERROR_MULTICAST
if there is no room in the cache if there is no room in the cache
data0,MSH(data1) = multicast group address */ data0,MSH(data1) = multicast group address */
MXGEFW_JOIN_MULTICAST_GROUP, MXGEFW_JOIN_MULTICAST_GROUP = 28,
/* returns MXGEFW_CMD_ERROR_MULTICAST /* returns MXGEFW_CMD_ERROR_MULTICAST
if the address is not in the cache, if the address is not in the cache,
or is equal to FF-FF-FF-FF-FF-FF or is equal to FF-FF-FF-FF-FF-FF
data0,MSH(data1) = multicast group address */ data0,MSH(data1) = multicast group address */
MXGEFW_LEAVE_MULTICAST_GROUP, MXGEFW_LEAVE_MULTICAST_GROUP = 29,
MXGEFW_LEAVE_ALL_MULTICAST_GROUPS, MXGEFW_LEAVE_ALL_MULTICAST_GROUPS = 30,
MXGEFW_CMD_SET_STATS_DMA_V2, MXGEFW_CMD_SET_STATS_DMA_V2 = 31,
/* data0, data1 = bus addr, /* data0, data1 = bus addr,
* data2 = sizeof(struct mcp_irq_data) from driver point of view, allows * data2 = sizeof(struct mcp_irq_data) from driver point of view, allows
* adding new stuff to mcp_irq_data without changing the ABI * adding new stuff to mcp_irq_data without changing the ABI
@ -289,14 +289,14 @@ enum myri10ge_mcp_cmd_type {
* (in the upper 16 bits). * (in the upper 16 bits).
*/ */
MXGEFW_CMD_UNALIGNED_TEST, MXGEFW_CMD_UNALIGNED_TEST = 32,
/* same than DMA_TEST (same args) but abort with UNALIGNED on unaligned /* same than DMA_TEST (same args) but abort with UNALIGNED on unaligned
chipset */ chipset */
MXGEFW_CMD_UNALIGNED_STATUS, MXGEFW_CMD_UNALIGNED_STATUS = 33,
/* return data = boolean, true if the chipset is known to be unaligned */ /* return data = boolean, true if the chipset is known to be unaligned */
MXGEFW_CMD_ALWAYS_USE_N_BIG_BUFFERS, MXGEFW_CMD_ALWAYS_USE_N_BIG_BUFFERS = 34,
/* data0 = number of big buffers to use. It must be 0 or a power of 2. /* data0 = number of big buffers to use. It must be 0 or a power of 2.
* 0 indicates that the NIC consumes as many buffers as they are required * 0 indicates that the NIC consumes as many buffers as they are required
* for packet. This is the default behavior. * for packet. This is the default behavior.
@ -306,8 +306,8 @@ enum myri10ge_mcp_cmd_type {
* the NIC to be able to receive maximum-sized packets. * the NIC to be able to receive maximum-sized packets.
*/ */
MXGEFW_CMD_GET_MAX_RSS_QUEUES, MXGEFW_CMD_GET_MAX_RSS_QUEUES = 35,
MXGEFW_CMD_ENABLE_RSS_QUEUES, MXGEFW_CMD_ENABLE_RSS_QUEUES = 36,
/* data0 = number of slices n (0, 1, ..., n-1) to enable /* data0 = number of slices n (0, 1, ..., n-1) to enable
* data1 = interrupt mode | use of multiple transmit queues. * data1 = interrupt mode | use of multiple transmit queues.
* 0=share one INTx/MSI. * 0=share one INTx/MSI.
@ -322,18 +322,18 @@ enum myri10ge_mcp_cmd_type {
#define MXGEFW_SLICE_INTR_MODE_ONE_PER_SLICE 0x1 #define MXGEFW_SLICE_INTR_MODE_ONE_PER_SLICE 0x1
#define MXGEFW_SLICE_ENABLE_MULTIPLE_TX_QUEUES 0x2 #define MXGEFW_SLICE_ENABLE_MULTIPLE_TX_QUEUES 0x2
MXGEFW_CMD_GET_RSS_SHARED_INTERRUPT_MASK_OFFSET, MXGEFW_CMD_GET_RSS_SHARED_INTERRUPT_MASK_OFFSET = 37,
MXGEFW_CMD_SET_RSS_SHARED_INTERRUPT_DMA, MXGEFW_CMD_SET_RSS_SHARED_INTERRUPT_DMA = 38,
/* data0, data1 = bus address lsw, msw */ /* data0, data1 = bus address lsw, msw */
MXGEFW_CMD_GET_RSS_TABLE_OFFSET, MXGEFW_CMD_GET_RSS_TABLE_OFFSET = 39,
/* get the offset of the indirection table */ /* get the offset of the indirection table */
MXGEFW_CMD_SET_RSS_TABLE_SIZE, MXGEFW_CMD_SET_RSS_TABLE_SIZE = 40,
/* set the size of the indirection table */ /* set the size of the indirection table */
MXGEFW_CMD_GET_RSS_KEY_OFFSET, MXGEFW_CMD_GET_RSS_KEY_OFFSET = 41,
/* get the offset of the secret key */ /* get the offset of the secret key */
MXGEFW_CMD_RSS_KEY_UPDATED, MXGEFW_CMD_RSS_KEY_UPDATED = 42,
/* tell nic that the secret key's been updated */ /* tell nic that the secret key's been updated */
MXGEFW_CMD_SET_RSS_ENABLE, MXGEFW_CMD_SET_RSS_ENABLE = 43,
/* data0 = enable/disable rss /* data0 = enable/disable rss
* 0: disable rss. nic does not distribute receive packets. * 0: disable rss. nic does not distribute receive packets.
* 1: enable rss. nic distributes receive packets among queues. * 1: enable rss. nic distributes receive packets among queues.
@ -350,7 +350,7 @@ enum myri10ge_mcp_cmd_type {
#define MXGEFW_RSS_HASH_TYPE_SRC_DST_PORT 0x5 #define MXGEFW_RSS_HASH_TYPE_SRC_DST_PORT 0x5
#define MXGEFW_RSS_HASH_TYPE_MAX 0x5 #define MXGEFW_RSS_HASH_TYPE_MAX 0x5
MXGEFW_CMD_GET_MAX_TSO6_HDR_SIZE, MXGEFW_CMD_GET_MAX_TSO6_HDR_SIZE = 44,
/* Return data = the max. size of the entire headers of a IPv6 TSO packet. /* Return data = the max. size of the entire headers of a IPv6 TSO packet.
* If the header size of a IPv6 TSO packet is larger than the specified * If the header size of a IPv6 TSO packet is larger than the specified
* value, then the driver must not use TSO. * value, then the driver must not use TSO.
@ -359,7 +359,7 @@ enum myri10ge_mcp_cmd_type {
* always has enough header buffer to store maximum-sized headers. * always has enough header buffer to store maximum-sized headers.
*/ */
MXGEFW_CMD_SET_TSO_MODE, MXGEFW_CMD_SET_TSO_MODE = 45,
/* data0 = TSO mode. /* data0 = TSO mode.
* 0: Linux/FreeBSD style (NIC default) * 0: Linux/FreeBSD style (NIC default)
* 1: NDIS/NetBSD style * 1: NDIS/NetBSD style
@ -367,33 +367,37 @@ enum myri10ge_mcp_cmd_type {
#define MXGEFW_TSO_MODE_LINUX 0 #define MXGEFW_TSO_MODE_LINUX 0
#define MXGEFW_TSO_MODE_NDIS 1 #define MXGEFW_TSO_MODE_NDIS 1
MXGEFW_CMD_MDIO_READ, MXGEFW_CMD_MDIO_READ = 46,
/* data0 = dev_addr (PMA/PMD or PCS ...), data1 = register/addr */ /* data0 = dev_addr (PMA/PMD or PCS ...), data1 = register/addr */
MXGEFW_CMD_MDIO_WRITE, MXGEFW_CMD_MDIO_WRITE = 47,
/* data0 = dev_addr, data1 = register/addr, data2 = value */ /* data0 = dev_addr, data1 = register/addr, data2 = value */
MXGEFW_CMD_XFP_I2C_READ, MXGEFW_CMD_I2C_READ = 48,
/* Starts to get a fresh copy of one byte or of the whole xfp i2c table, the /* Starts to get a fresh copy of one byte or of the module i2c table, the
* obtained data is cached inside the xaui-xfi chip : * obtained data is cached inside the xaui-xfi chip :
* data0 : "all" flag : 0 => get one byte, 1=> get 256 bytes, * data0 : 0 => get one byte, 1=> get 256 bytes
* data1 : if (data0 == 0): index of byte to refresh [ not used otherwise ] * data1 : If data0 == 0: location to refresh
* bit 7:0 register location
* bit 8:15 is the i2c slave addr (0 is interpreted as 0xA1)
* bit 23:16 is the i2c bus number (for multi-port NICs)
* If data0 == 1: unused
* The operation might take ~1ms for a single byte or ~65ms when refreshing all 256 bytes * The operation might take ~1ms for a single byte or ~65ms when refreshing all 256 bytes
* During the i2c operation, MXGEFW_CMD_XFP_I2C_READ or MXGEFW_CMD_XFP_BYTE attempts * During the i2c operation, MXGEFW_CMD_I2C_READ or MXGEFW_CMD_I2C_BYTE attempts
* will return MXGEFW_CMD_ERROR_BUSY * will return MXGEFW_CMD_ERROR_BUSY
*/ */
MXGEFW_CMD_XFP_BYTE, MXGEFW_CMD_I2C_BYTE = 49,
/* Return the last obtained copy of a given byte in the xfp i2c table /* Return the last obtained copy of a given byte in the xfp i2c table
* (copy cached during the last relevant MXGEFW_CMD_XFP_I2C_READ) * (copy cached during the last relevant MXGEFW_CMD_I2C_READ)
* data0 : index of the desired table entry * data0 : index of the desired table entry
* Return data = the byte stored at the requested index in the table * Return data = the byte stored at the requested index in the table
*/ */
MXGEFW_CMD_GET_VPUMP_OFFSET, MXGEFW_CMD_GET_VPUMP_OFFSET = 50,
/* Return data = NIC memory offset of mcp_vpump_public_global */ /* Return data = NIC memory offset of mcp_vpump_public_global */
MXGEFW_CMD_RESET_VPUMP, MXGEFW_CMD_RESET_VPUMP = 51,
/* Resets the VPUMP state */ /* Resets the VPUMP state */
MXGEFW_CMD_SET_RSS_MCP_SLOT_TYPE, MXGEFW_CMD_SET_RSS_MCP_SLOT_TYPE = 52,
/* data0 = mcp_slot type to use. /* data0 = mcp_slot type to use.
* 0 = the default 4B mcp_slot * 0 = the default 4B mcp_slot
* 1 = 8B mcp_slot_8 * 1 = 8B mcp_slot_8
@ -401,7 +405,7 @@ enum myri10ge_mcp_cmd_type {
#define MXGEFW_RSS_MCP_SLOT_TYPE_MIN 0 #define MXGEFW_RSS_MCP_SLOT_TYPE_MIN 0
#define MXGEFW_RSS_MCP_SLOT_TYPE_WITH_HASH 1 #define MXGEFW_RSS_MCP_SLOT_TYPE_WITH_HASH 1
MXGEFW_CMD_SET_THROTTLE_FACTOR, MXGEFW_CMD_SET_THROTTLE_FACTOR = 53,
/* set the throttle factor for ethp_z8e /* set the throttle factor for ethp_z8e
data0 = throttle_factor data0 = throttle_factor
throttle_factor = 256 * pcie-raw-speed / tx_speed throttle_factor = 256 * pcie-raw-speed / tx_speed
@ -417,47 +421,52 @@ enum myri10ge_mcp_cmd_type {
with tx_boundary == 4096, max-throttle-factor == 4095 => min-speed == 1Gb/s with tx_boundary == 4096, max-throttle-factor == 4095 => min-speed == 1Gb/s
*/ */
MXGEFW_CMD_VPUMP_UP, MXGEFW_CMD_VPUMP_UP = 54,
/* Allocates VPump Connection, Send Request and Zero copy buffer address tables */ /* Allocates VPump Connection, Send Request and Zero copy buffer address tables */
MXGEFW_CMD_GET_VPUMP_CLK, MXGEFW_CMD_GET_VPUMP_CLK = 55,
/* Get the lanai clock */ /* Get the lanai clock */
MXGEFW_CMD_GET_DCA_OFFSET, MXGEFW_CMD_GET_DCA_OFFSET = 56,
/* offset of dca control for WDMAs */ /* offset of dca control for WDMAs */
/* VMWare NetQueue commands */ /* VMWare NetQueue commands */
MXGEFW_CMD_NETQ_GET_FILTERS_PER_QUEUE, MXGEFW_CMD_NETQ_GET_FILTERS_PER_QUEUE = 57,
MXGEFW_CMD_NETQ_ADD_FILTER, MXGEFW_CMD_NETQ_ADD_FILTER = 58,
/* data0 = filter_id << 16 | queue << 8 | type */ /* data0 = filter_id << 16 | queue << 8 | type */
/* data1 = MS4 of MAC Addr */ /* data1 = MS4 of MAC Addr */
/* data2 = LS2_MAC << 16 | VLAN_tag */ /* data2 = LS2_MAC << 16 | VLAN_tag */
MXGEFW_CMD_NETQ_DEL_FILTER, MXGEFW_CMD_NETQ_DEL_FILTER = 59,
/* data0 = filter_id */ /* data0 = filter_id */
MXGEFW_CMD_NETQ_QUERY1, MXGEFW_CMD_NETQ_QUERY1 = 60,
MXGEFW_CMD_NETQ_QUERY2, MXGEFW_CMD_NETQ_QUERY2 = 61,
MXGEFW_CMD_NETQ_QUERY3, MXGEFW_CMD_NETQ_QUERY3 = 62,
MXGEFW_CMD_NETQ_QUERY4, MXGEFW_CMD_NETQ_QUERY4 = 63,
MXGEFW_CMD_RELAX_RXBUFFER_ALIGNMENT = 64,
/* When set, small receive buffers can cross page boundaries.
* Both small and big receive buffers may start at any address.
* This option has performance implications, so use with caution.
*/
}; };
typedef enum myri10ge_mcp_cmd_type myri10ge_mcp_cmd_type_t; typedef enum myri10ge_mcp_cmd_type myri10ge_mcp_cmd_type_t;
enum myri10ge_mcp_cmd_status { enum myri10ge_mcp_cmd_status {
MXGEFW_CMD_OK = 0, MXGEFW_CMD_OK = 0,
MXGEFW_CMD_UNKNOWN, MXGEFW_CMD_UNKNOWN = 1,
MXGEFW_CMD_ERROR_RANGE, MXGEFW_CMD_ERROR_RANGE = 2,
MXGEFW_CMD_ERROR_BUSY, MXGEFW_CMD_ERROR_BUSY = 3,
MXGEFW_CMD_ERROR_EMPTY, MXGEFW_CMD_ERROR_EMPTY = 4,
MXGEFW_CMD_ERROR_CLOSED, MXGEFW_CMD_ERROR_CLOSED = 5,
MXGEFW_CMD_ERROR_HASH_ERROR, MXGEFW_CMD_ERROR_HASH_ERROR = 6,
MXGEFW_CMD_ERROR_BAD_PORT, MXGEFW_CMD_ERROR_BAD_PORT = 7,
MXGEFW_CMD_ERROR_RESOURCES, MXGEFW_CMD_ERROR_RESOURCES = 8,
MXGEFW_CMD_ERROR_MULTICAST, MXGEFW_CMD_ERROR_MULTICAST = 9,
MXGEFW_CMD_ERROR_UNALIGNED, MXGEFW_CMD_ERROR_UNALIGNED = 10,
MXGEFW_CMD_ERROR_NO_MDIO, MXGEFW_CMD_ERROR_NO_MDIO = 11,
MXGEFW_CMD_ERROR_XFP_FAILURE, MXGEFW_CMD_ERROR_I2C_FAILURE = 12,
MXGEFW_CMD_ERROR_XFP_ABSENT, MXGEFW_CMD_ERROR_I2C_ABSENT = 13,
MXGEFW_CMD_ERROR_BAD_PCIE_LINK MXGEFW_CMD_ERROR_BAD_PCIE_LINK = 14
}; };
typedef enum myri10ge_mcp_cmd_status myri10ge_mcp_cmd_status_t; typedef enum myri10ge_mcp_cmd_status myri10ge_mcp_cmd_status_t;

18535
sys/dev/mxge/rss_eth_z8e.h
View File

File diff suppressed because it is too large Load Diff

18670
sys/dev/mxge/rss_ethp_z8e.h
View File

File diff suppressed because it is too large Load Diff