cxgbe(4): Check the RO bit properly before disabling relaxed ordering.
Reported by: Coverity (CID 1384286) MFC after: 1 week Sponsored by: Chelsio Communications
This commit is contained in:
parent
b14b007818
commit
036ff794dd
@ -861,7 +861,7 @@ t4_attach(device_t dev)
|
||||
v = pci_read_config(dev, i + PCIER_DEVICE_CTL, 2);
|
||||
sc->params.pci.mps = 128 << ((v & PCIEM_CTL_MAX_PAYLOAD) >> 5);
|
||||
if (pcie_relaxed_ordering == 0 &&
|
||||
(v | PCIEM_CTL_RELAXED_ORD_ENABLE) != 0) {
|
||||
(v & PCIEM_CTL_RELAXED_ORD_ENABLE) != 0) {
|
||||
v &= ~PCIEM_CTL_RELAXED_ORD_ENABLE;
|
||||
pci_write_config(dev, i + PCIER_DEVICE_CTL, v, 2);
|
||||
} else if (pcie_relaxed_ordering == 1 &&
|
||||
|
Loading…
x
Reference in New Issue
Block a user