Add another register definition for the AR8327.
Obtained from: OpenWRT
This commit is contained in:
parent
1e28e010e4
commit
0f3ec57676
@ -443,6 +443,9 @@
|
||||
#define AR8327_SGMII_CTRL_EN_RX (1 << 2)
|
||||
#define AR8327_SGMII_CTRL_EN_TX (1 << 3)
|
||||
|
||||
#define AR8327_REG_EEE_CTRL 0x100
|
||||
#define AR8327_EEE_CTRL_DISABLE_PHY(_i) BIT(4 + (_i) * 2)
|
||||
|
||||
#define AR8327_REG_PORT_VLAN0(_i) (0x420 + (_i) * 0x8)
|
||||
#define AR8327_PORT_VLAN0_DEF_SVID BITS(0, 12)
|
||||
#define AR8327_PORT_VLAN0_DEF_SVID_S 0
|
||||
|
Loading…
x
Reference in New Issue
Block a user