d/freebsd-nq
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Unconditionally enable the clocks for all imx6 devices that we have drivers

Browse Source 
for, or that are required to run the chip (such as busses).  Turn off all
the devices we don't yet have drivers for.

Some day we will have a fully functional imx6 clock driver so that we can
manage clocks based on fdt data.  This will have to do until then.
This commit is contained in:
Ian Lepore 2014-10-23 03:13:14 +00:00
parent 060ea80ecb
commit 2586993bf1
1 changed files with 24 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
sys/arm/freescale/imx/imx6_ccm.c
View File

@ -76,6 +76,28 @@ WR4(struct ccm_softc *sc, bus_size_t off, uint32_t val)
bus_write_4(sc->mem_res, off, val);
}
/*
* Until we have a fully functional ccm driver which implements the fdt_clock
* interface, use the age-old workaround of unconditionally enabling the clocks
* for devices we might need to use. The SoC defaults to most clocks enabled,
* but the rom boot code and u-boot disable a few of them. We turn on only
* what's needed to run the chip plus devices we have drivers for, and turn off
* devices we don't yet have drivers for. (Note that USB is not turned on here
* because that is one we do when the driver asks for it.)
*/
static void
ccm_init_gates(struct ccm_softc *sc)
{
/* Turns on... */
WR4(sc, CCM_CCGR0, 0x0000003f); /* ahpbdma, aipstz 1 & 2 busses */
WR4(sc, CCM_CCGR1, 0x00300c00); /* gpt, enet */
WR4(sc, CCM_CCGR2, 0x0fffffc0); /* ipmux & ipsync (bridges), iomux, i2c */
WR4(sc, CCM_CCGR3, 0x3ff00000); /* DDR memory controller */
WR4(sc, CCM_CCGR4, 0x0000f300); /* pl301 bus crossbar */
WR4(sc, CCM_CCGR5, 0x0f000000); /* uarts */
WR4(sc, CCM_CCGR6, 0x000000cc); /* usdhc 1 & 3 */
}
static int
ccm_detach(device_t dev)
{
@ -130,6 +152,8 @@ ccm_attach(device_t dev)
reg = (reg & ~CCM_CLPCR_LPM_MASK) | CCM_CLPCR_LPM_RUN;
WR4(sc, CCM_CLPCR, reg);
ccm_init_gates(sc);
err = 0;
out: