sfxge(4): move Siena-specific defs to right header
Submitted by: Andy Moreton <amoreton at solarflare.com> Sponsored by: Solarflare Communications, Inc. Differential Revision: https://reviews.freebsd.org/D18111
This commit is contained in:
parent
c68c424c14
commit
2d99dff8ca
@ -2107,7 +2107,6 @@ efx_tx_fini(
|
||||
#define EFX_TXQ_SIZE(_ndescs) ((_ndescs) * sizeof (efx_qword_t))
|
||||
#define EFX_TXQ_NBUFS(_ndescs) (EFX_TXQ_SIZE(_ndescs) / EFX_BUF_SIZE)
|
||||
#define EFX_TXQ_LIMIT(_ndescs) ((_ndescs) - 16)
|
||||
#define EFX_TXQ_DC_NDESCS(_dcsize) (8 << _dcsize)
|
||||
|
||||
#define EFX_TXQ_MAX_BUFS 8 /* Maximum independent of EFX_BUG35388_WORKAROUND. */
|
||||
|
||||
|
@ -362,12 +362,7 @@ typedef struct efx_nic_ops_s {
|
||||
#ifndef EFX_RXQ_LIMIT_TARGET
|
||||
#define EFX_RXQ_LIMIT_TARGET 512
|
||||
#endif
|
||||
#ifndef EFX_TXQ_DC_SIZE
|
||||
#define EFX_TXQ_DC_SIZE 1 /* 16 descriptors */
|
||||
#endif
|
||||
#ifndef EFX_RXQ_DC_SIZE
|
||||
#define EFX_RXQ_DC_SIZE 3 /* 64 descriptors */
|
||||
#endif
|
||||
|
||||
|
||||
#if EFSYS_OPT_FILTER
|
||||
|
||||
|
@ -44,8 +44,17 @@
|
||||
extern "C" {
|
||||
#endif
|
||||
|
||||
#ifndef EFX_TXQ_DC_SIZE
|
||||
#define EFX_TXQ_DC_SIZE 1 /* 16 descriptors */
|
||||
#endif
|
||||
#ifndef EFX_RXQ_DC_SIZE
|
||||
#define EFX_RXQ_DC_SIZE 3 /* 64 descriptors */
|
||||
#endif
|
||||
#define EFX_TXQ_DC_NDESCS(_dcsize) (8 << (_dcsize))
|
||||
|
||||
#define SIENA_NVRAM_CHUNK 0x80
|
||||
|
||||
|
||||
extern __checkReturn efx_rc_t
|
||||
siena_nic_probe(
|
||||
__in efx_nic_t *enp);
|
||||
|
Loading…
x
Reference in New Issue
Block a user