Fall back to using configuration type 1 accesses for PCI config requests if
the requested PCI bus falls outside of the bus range given in the ACPI MCFG table. Several BIOSes seem to not include all of the PCI busses in systems in their MCFG tables. It maybe that the BIOS is simply buggy and does support all the busses, but it is more conservative to just fall back to the old method unless it is certain that memory accesses will work.
This commit is contained in:
parent
9038238702
commit
6cad8eb41d
@ -119,6 +119,7 @@ pci_docfgregread(int bus, int slot, int func, int reg, int bytes)
|
||||
{
|
||||
|
||||
if (cfgmech == CFGMECH_PCIE &&
|
||||
(bus >= pcie_minbus && bus <= pcie_maxbus) &&
|
||||
(bus != 0 || !(1 << slot & pcie_badslots)))
|
||||
return (pciereg_cfgread(bus, slot, func, reg, bytes));
|
||||
else
|
||||
@ -158,6 +159,7 @@ pci_cfgregwrite(int bus, int slot, int func, int reg, u_int32_t data, int bytes)
|
||||
{
|
||||
|
||||
if (cfgmech == CFGMECH_PCIE &&
|
||||
(bus >= pcie_minbus && bus <= pcie_maxbus) &&
|
||||
(bus != 0 || !(1 << slot & pcie_badslots)))
|
||||
pciereg_cfgwrite(bus, slot, func, reg, data, bytes);
|
||||
else
|
||||
|
@ -206,6 +206,7 @@ pci_docfgregread(int bus, int slot, int func, int reg, int bytes)
|
||||
{
|
||||
|
||||
if (cfgmech == CFGMECH_PCIE &&
|
||||
(bus >= pcie_minbus && bus <= pcie_maxbus) &&
|
||||
(bus != 0 || !(1 << slot & pcie_badslots)))
|
||||
return (pciereg_cfgread(bus, slot, func, reg, bytes));
|
||||
else
|
||||
@ -240,6 +241,7 @@ pci_cfgregwrite(int bus, int slot, int func, int reg, u_int32_t data, int bytes)
|
||||
{
|
||||
|
||||
if (cfgmech == CFGMECH_PCIE &&
|
||||
(bus >= pcie_minbus && bus <= pcie_maxbus) &&
|
||||
(bus != 0 || !(1 << slot & pcie_badslots)))
|
||||
pciereg_cfgwrite(bus, slot, func, reg, data, bytes);
|
||||
else
|
||||
|
Loading…
x
Reference in New Issue
Block a user