d/freebsd-nq
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

This is the IBM/National PCMCIA ethernet driver from Keith Moore,

Browse Source 
based originally on work by David Greenman and adapted to FreeBSD
(and cleaned up a bit) by myself.  It supports the IBM Credit Card
Adapter for the IBM Thinkpad, and I've had no trouble making it work
on my Toshiba T1910 with a National `InfoMover' NE4100 PCMCIA ethernet
card (I'm commiting this message through it right now :-).

This is actually sneaking it in after feature-freeze, but it's just
too useful to pass up!  As always, necessity is a mother.
This commit is contained in:
Jordan K. Hubbard 1994-06-16 05:32:10 +00:00
parent 3f9e73d24f
commit 775985234f
3 changed files with 3000 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

190
sys/i386/isa/ic/i82365.h Normal file
View File

@ -0,0 +1,190 @@
#ifndef __83265_H__
#define __83265_H__
/***********************************************************************
* 82365.h -- information necessary for direct manipulation of PCMCIA
* cards and controllers
*
* Support is included for Intel 82365SL PCIC controllers and clones
* thereof.
*
* originally by Barry Jaspan; hacked over by Keith Moore
*
***********************************************************************/
/*
* PCIC Registers
* Each register is given a name, and most of the bits are named too.
* I should really name them all.
*
* Finally, since the banks can be addressed with a regular syntax,
* some macros are provided for that purpose.
*/
#define PCIC_BASE 0x03e0 /* base adddress of pcic register set */
/* First, all the registers */
#define PCIC_ID_REV 0x00 /* Identification and Revision */
#define PCIC_STATUS 0x01 /* Interface Status */
#define PCIC_POWER 0x02 /* Power and RESETDRV control */
#define PCIC_INT_GEN 0x03 /* Interrupt and General Control */
#define PCIC_STAT_CHG 0x04 /* Card Status Change */
#define PCIC_STAT_INT 0x05 /* Card Status Change Interrupt Config */
#define PCIC_ADDRWINE 0x06 /* Address Window Enable */
#define PCIC_IOCTL 0x07 /* I/O Control */
#define PCIC_IO0_STL 0x08 /* I/O Address 0 Start Low Byte */
#define PCIC_IO0_STH 0x09 /* I/O Address 0 Start High Byte */
#define PCIC_IO0_SPL 0x0a /* I/O Address 0 Stop Low Byte */
#define PCIC_IO0_SPH 0x0b /* I/O Address 0 Stop High Byte */
#define PCIC_IO1_STL 0x0c /* I/O Address 1 Start Low Byte */
#define PCIC_IO1_STH 0x0d /* I/O Address 1 Start High Byte */
#define PCIC_IO1_SPL 0x0e /* I/O Address 1 Stop Low Byte */
#define PCIC_IO1_SPH 0x0f /* I/O Address 1 Stop High Byte */
#define PCIC_SM0_STL 0x10 /* System Memory Address 0 Mapping Start Low Byte */
#define PCIC_SM0_STH 0x11 /* System Memory Address 0 Mapping Start High Byte */
#define PCIC_SM0_SPL 0x12 /* System Memory Address 0 Mapping Stop Low Byte */
#define PCIC_SM0_SPH 0x13 /* System Memory Address 0 Mapping Stop High Byte */
#define PCIC_CM0_L 0x14 /* Card Memory Offset Address 0 Low Byte */
#define PCIC_CM0_H 0x15 /* Card Memory Offset Address 0 High Byte */
#define PCIC_CDGC 0x16 /* Card Detect and General Control */
#define PCIC_RES17 0x17 /* Reserved */
#define PCIC_SM1_STL 0x18 /* System Memory Address 1 Mapping Start Low Byte */
#define PCIC_SM1_STH 0x19 /* System Memory Address 1 Mapping Start High Byte */
#define PCIC_SM1_SPL 0x1a /* System Memory Address 1 Mapping Stop Low Byte */
#define PCIC_SM1_SPH 0x1b /* System Memory Address 1 Mapping Stop High Byte */
#define PCIC_CM1_L 0x1c /* Card Memory Offset Address 1 Low Byte */
#define PCIC_CM1_H 0x1d /* Card Memory Offset Address 1 High Byte */
#define PCIC_GLO_CTRL 0x1e /* Global Control Register */
#define PCIC_RES1F 0x1f /* Reserved */
#define PCIC_SM2_STL 0x20 /* System Memory Address 2 Mapping Start Low Byte */
#define PCIC_SM2_STH 0x21 /* System Memory Address 2 Mapping Start High Byte */
#define PCIC_SM2_SPL 0x22 /* System Memory Address 2 Mapping Stop Low Byte */
#define PCIC_SM2_SPH 0x23 /* System Memory Address 2 Mapping Stop High Byte */
#define PCIC_CM2_L 0x24 /* Card Memory Offset Address 2 Low Byte */
#define PCIC_CM2_H 0x25 /* Card Memory Offset Address 2 High Byte */
#define PCIC_RES26 0x26 /* Reserved */
#define PCIC_RES27 0x27 /* Reserved */
#define PCIC_SM3_STL 0x28 /* System Memory Address 3 Mapping Start Low Byte */
#define PCIC_SM3_STH 0x29 /* System Memory Address 3 Mapping Start High Byte */
#define PCIC_SM3_SPL 0x2a /* System Memory Address 3 Mapping Stop Low Byte */
#define PCIC_SM3_SPH 0x2b /* System Memory Address 3 Mapping Stop High Byte */
#define PCIC_CM3_L 0x2c /* Card Memory Offset Address 3 Low Byte */
#define PCIC_CM3_H 0x2d /* Card Memory Offset Address 3 High Byte */
#define PCIC_RES2E 0x2e /* Reserved */
#define PCIC_RES2F 0x2f /* Reserved */
#define PCIC_SM4_STL 0x30 /* System Memory Address 4 Mapping Start Low Byte */
#define PCIC_SM4_STH 0x31 /* System Memory Address 4 Mapping Start High Byte */
#define PCIC_SM4_SPL 0x32 /* System Memory Address 4 Mapping Stop Low Byte */
#define PCIC_SM4_SPH 0x33 /* System Memory Address 4 Mapping Stop High Byte */
#define PCIC_CM4_L 0x34 /* Card Memory Offset Address 4 Low Byte */
#define PCIC_CM4_H 0x35 /* Card Memory Offset Address 4 High Byte */
#define PCIC_RES36 0x36 /* Reserved */
#define PCIC_RES37 0x37 /* Reserved */
#define PCIC_RES38 0x38 /* Reserved */
#define PCIC_RES39 0x39 /* Reserved */
#define PCIC_RES3A 0x3a /* Reserved */
#define PCIC_RES3B 0x3b /* Reserved */
#define PCIC_RES3C 0x3c /* Reserved */
#define PCIC_RES3D 0x3d /* Reserved */
#define PCIC_RES3E 0x3e /* Reserved */
#define PCIC_RES3F 0x3f /* Reserved */
/* Now register bits, ordered by reg # */
/* For Identification and Revision (PCIC_ID_REV) */
#define PCIC_INTEL0 0x82 /* Intel 82365SL Rev. 0; Both Memory and I/O */
#define PCIC_INTEL1 0x83 /* Intel 82365SL Rev. 1; Both Memory and I/O */
#define PCIC_IBM1 0x88 /* IBM PCIC clone; Both Memory and I/O */
#define PCIC_IBM2 0x89 /* IBM PCIC clone; Both Memory and I/O */
/* For Interface Status register (PCIC_STATUS) */
#define PCIC_VPPV 0x80 /* Vpp_valid */
#define PCIC_POW 0x40 /* PC Card power active */
#define PCIC_READY 0x20 /* Ready/~Busy */
#define PCIC_MWP 0x10 /* Memory Write Protect */
#define PCIC_CD 0x0C /* Both card detect bits */
#define PCIC_BVD 0x03 /* Both Battery Voltage Detect bits */
/* For the Power and RESETDRV register (PCIC_POWER) */
#define PCIC_OUTENA 0x80 /* Output Enable */
#define PCIC_DISRST 0x40 /* Disable RESETDRV */
#define PCIC_APSENA 0x20 /* Auto Pwer Switch Enable */
#define PCIC_PCPWRE 0x10 /* PC Card Power Enable */
/* For the Interrupt and General Control register (PCIC_INT_GEN) */
#define PCIC_CARDTYPE 0x20 /* Card Type 0 = memory, 1 = I/O */
#define PCIC_IOCARD 0x20
#define PCIC_MEMCARD 0x00
#define PCIC_CARDRESET 0x40 /* Card reset 0 = Reset, 1 = Normal */
/* For the Card Status Change register (PCIC_STAT_CHG) */
#define PCIC_CDTCH 0x08 /* Card Detect Change */
#define PCIC_RDYCH 0x04 /* Ready Change */
#define PCIC_BATWRN 0x02 /* Battery Warning */
#define PCIC_BATDED 0x01 /* Battery Dead */
/* For the Address Window Enable Register (PCIC_ADDRWINE) */
#define PCIC_SM0_EN 0x01 /* Memory Window 0 Enable */
#define PCIC_SM1_EN 0x02 /* Memory Window 1 Enable */
#define PCIC_SM2_EN 0x04 /* Memory Window 2 Enable */
#define PCIC_SM3_EN 0x08 /* Memory Window 3 Enable */
#define PCIC_SM4_EN 0x10 /* Memory Window 4 Enable */
#define PCIC_MEMCS16 0x20 /* ~MEMCS16 Decode A23-A12 */
#define PCIC_IO0_EN 0x40 /* I/O Window 0 Enable */
#define PCIC_IO1_EN 0x80 /* I/O Window 1 Enable */
/* For the I/O Control Register (PCIC_IOCTL) */
#define PCIC_IO0_16BIT 0x01 /* I/O to this segment is 16 bit */
#define PCIC_IO0_CS16 0x02 /* I/O cs16 source is the card */
#define PCIC_IO0_0WS 0x04 /* zero wait states added on 8 bit cycles */
#define PCIC_IO0_WS 0x08 /* Wait states added for 16 bit cycles */
#define PCIC_IO1_16BIT 0x10 /* I/O to this segment is 16 bit */
#define PCIC_IO1_CS16 0x20 /* I/O cs16 source is the card */
#define PCIC_IO1_0WS 0x04 /* zero wait states added on 8 bit cycles */
#define PCIC_IO1_WS 0x80 /* Wait states added for 16 bit cycles */
/* For the various I/O and Memory windows */
#define PCIC_ADDR_LOW 0
#define PCIC_ADDR_HIGH 1
#define PCIC_START 0x00 /* Start of mapping region */
#define PCIC_END 0x02 /* End of mapping region */
#define PCIC_MOFF 0x04 /* Card Memory Mapping region offset */
#define PCIC_IO0 0x08 /* I/O Address 0 */
#define PCIC_IO1 0x0c /* I/O Address 1 */
#define PCIC_SM0 0x10 /* System Memory Address 0 Mapping */
#define PCIC_SM1 0x18 /* System Memory Address 1 Mapping */
#define PCIC_SM2 0x20 /* System Memory Address 2 Mapping */
#define PCIC_SM3 0x28 /* System Memory Address 3 Mapping */
#define PCIC_SM4 0x30 /* System Memory Address 4 Mapping */
/* For System Memory Window start registers
(PCIC_SMx|PCIC_START|PCIC_ADDR_HIGH) */
#define PCIC_ZEROWS 0x40 /* Zero wait states */
#define PCIC_DATA16 0x80 /* Data width is 16 bits */
/* For System Memory Window stop registers
(PCIC_SMx|PCIC_END|PCIC_ADDR_HIGH) */
#define PCIC_MW0 0x40 /* Wait state bit 0 */
#define PCIC_MW1 0x80 /* Wait state bit 1 */
/* For System Memory Window offset registers
(PCIC_SMx|PCIC_MOFF|PCIC_ADDR_HIGH) */
#define PCIC_REG 0x40 /* Attribute/Common select (why called Reg?) */
#define PCIC_WP 0x80 /* Write-protect this window */
/* For Card Detect and General Control register (PCIC_CDGC) */
#define PCIC_16_DL_INH 0x01 /* 16-bit memory delay inhibit */
#define PCIC_CNFG_RST_EN 0x02 /* configuration reset enable */
#define PCIC_GPI_EN 0x04 /* GPI Enable */
#define PCIC_GPI_TRANS 0x08 /* GPI Transition Control */
#define PCIC_CDRES_EN 0x10 /* card detect resume enable */
#define PCIC_SW_CD_INT 0x20 /* s/w card detect interrupt */
/* For Global Control register (PCIC_GLO_CTRL) */
#define PCIC_PWR_DOWN 0x01 /* power down */
#define PCIC_LVL_MODE 0x02 /* level mode interrupt enable */
#define PCIC_WB_CSCINT 0x04 /* explicit write-back csc intr */
#define PCIC_IRQ14_PULSE 0x08 /* irq 14 pulse mode enable */
/* DON'T ADD ANYTHING AFTER THIS #endif */
#endif /* __83265_H__ */

1951
sys/i386/isa/if_ze.c Normal file
View File

File diff suppressed because it is too large Load Diff

859
sys/i386/isa/if_zereg.h Normal file
View File

@ -0,0 +1,859 @@
/*
* National Semiconductor DS8390 NIC register definitions
*
* if_edreg.h,v
* Revision 1.1.2.1 1993/07/21 13:50:04 cgd
* from davidg:
* Added config file override for memory size and added flags to force
* 8bit or 16bit operation, and a flag to disable transmitter double buffering.
* See the updated "ed.relnotes" file for information about how to set
* the flags.
* This should be considered the first "production" release. It still
* needs a manual page, though.
*
* Revision 1.1 1993/07/03 12:21:07 cgd
* add support for David Greenman "ed" driver
*
* Revision 1.2 93/06/23 03:03:05 davidg
* added some additional definitions for the 83C584 bus interface
* chip (SMC/WD boards)
*
* Revision 1.1 93/06/23 03:01:07 davidg
* Initial revision
*
*/
/*
* Page 0 register offsets
*/
#define ZE_P0_CR 0x00 /* Command Register */
#define ZE_P0_CLDA0 0x01 /* Current Local DMA Addr low (read) */
#define ZE_P0_PSTART 0x01 /* Page Start register (write) */
#define ZE_P0_CLDA1 0x02 /* Current Local DMA Addr high (read) */
#define ZE_P0_PSTOP 0x02 /* Page Stop register (write) */
#define ZE_P0_BNRY 0x03 /* Boundary Pointer */
#define ZE_P0_TSR 0x04 /* Transmit Status Register (read) */
#define ZE_P0_TPSR 0x04 /* Transmit Page Start (write) */
#define ZE_P0_NCR 0x05 /* Number of Collisions Reg (read) */
#define ZE_P0_TBCR0 0x05 /* Transmit Byte count, low (write) */
#define ZE_P0_FIFO 0x06 /* FIFO register (read) */
#define ZE_P0_TBCR1 0x06 /* Transmit Byte count, high (write) */
#define ZE_P0_ISR 0x07 /* Interrupt Status Register */
#define ZE_P0_CRDA0 0x08 /* Current Remote DMA Addr low (read) */
#define ZE_P0_RSAR0 0x08 /* Remote Start Address low (write) */
#define ZE_P0_CRDA1 0x09 /* Current Remote DMA Addr high (read) */
#define ZE_P0_RSAR1 0x09 /* Remote Start Address high (write) */
#define ZE_P0_RBCR0 0x0a /* Remote Byte Count low (write) */
#define ZE_P0_RBCR1 0x0b /* Remote Byte Count high (write) */
#define ZE_P0_RSR 0x0c /* Receive Status (read) */
#define ZE_P0_RCR 0x0c /* Receive Configuration Reg (write) */
#define ZE_P0_CNTR0 0x0d /* frame alignment error counter (read) */
#define ZE_P0_TCR 0x0d /* Transmit Configuration Reg (write) */
#define ZE_P0_CNTR1 0x0e /* CRC error counter (read) */
#define ZE_P0_DCR 0x0e /* Data Configuration Reg (write) */
#define ZE_P0_CNTR2 0x0f /* missed packet counter (read) */
#define ZE_P0_IMR 0x0f /* Interrupt Mask Register (write) */
/*
* Page 1 register offsets
*/
#define ZE_P1_CR 0x00 /* Command Register */
#define ZE_P1_PAR0 0x01 /* Physical Address Register 0 */
#define ZE_P1_PAR1 0x02 /* Physical Address Register 1 */
#define ZE_P1_PAR2 0x03 /* Physical Address Register 2 */
#define ZE_P1_PAR3 0x04 /* Physical Address Register 3 */
#define ZE_P1_PAR4 0x05 /* Physical Address Register 4 */
#define ZE_P1_PAR5 0x06 /* Physical Address Register 5 */
#define ZE_P1_CURR 0x07 /* Current RX ring-buffer page */
#define ZE_P1_MAR0 0x08 /* Multicast Address Register 0 */
#define ZE_P1_MAR1 0x09 /* Multicast Address Register 1 */
#define ZE_P1_MAR2 0x0a /* Multicast Address Register 2 */
#define ZE_P1_MAR3 0x0b /* Multicast Address Register 3 */
#define ZE_P1_MAR4 0x0c /* Multicast Address Register 4 */
#define ZE_P1_MAR5 0x0d /* Multicast Address Register 5 */
#define ZE_P1_MAR6 0x0e /* Multicast Address Register 6 */
#define ZE_P1_MAR7 0x0f /* Multicast Address Register 7 */
/*
* Page 2 register offsets
*/
#define ZE_P2_CR 0x00 /* Command Register */
#define ZE_P2_PSTART 0x01 /* Page Start (read) */
#define ZE_P2_CLDA0 0x01 /* Current Local DMA Addr 0 (write) */
#define ZE_P2_PSTOP 0x02 /* Page Stop (read) */
#define ZE_P2_CLDA1 0x02 /* Current Local DMA Addr 1 (write) */
#define ZE_P2_RNPP 0x03 /* Remote Next Packet Pointer */
#define ZE_P2_TPSR 0x04 /* Transmit Page Start (read) */
#define ZE_P2_LNPP 0x05 /* Local Next Packet Pointer */
#define ZE_P2_ACU 0x06 /* Address Counter Upper */
#define ZE_P2_ACL 0x07 /* Address Counter Lower */
#define ZE_P2_RCR 0x0c /* Receive Configuration Register (read) */
#define ZE_P2_TCR 0x0d /* Transmit Configuration Register (read) */
#define ZE_P2_DCR 0x0e /* Data Configuration Register (read) */
#define ZE_P2_IMR 0x0f /* Interrupt Mask Register (read) */
/*
* Command Register (CR) definitions
*/
/*
* STP: SToP. Software reset command. Takes the controller offline. No
* packets will be received or transmitted. Any reception or
* transmission in progress will continue to completion before
* entering reset state. To exit this state, the STP bit must
* reset and the STA bit must be set. The software reset has
* executed only when indicated by the RST bit in the ISR being
* set.
*/
#define ZE_CR_STP 0x01
/*
* STA: STArt. This bit is used to activate the NIC after either power-up,
* or when the NIC has been put in reset mode by software command
* or error.
*/
#define ZE_CR_STA 0x02
/*
* TXP: Transmit Packet. This bit must be set to indicate transmission of
* a packet. TXP is internally reset either after the transmission is
* completed or aborted. This bit should be set only after the Transmit
* Byte Count and Transmit Page Start register have been programmed.
*/
#define ZE_CR_TXP 0x04
/*
* RD0, RD1, RD2: Remote DMA Command. These three bits control the operation
* of the remote DMA channel. RD2 can be set to abort any remote DMA
* command in progress. The Remote Byte Count registers should be cleared
* when a remote DMA has been aborted. The Remote Start Addresses are not
* restored to the starting address if the remote DMA is aborted.
*
* RD2 RD1 RD0 function
* 0 0 0 not allowed
* 0 0 1 remote read
* 0 1 0 remote write
* 0 1 1 send packet
* 1 X X abort
*/
#define ZE_CR_RD0 0x08
#define ZE_CR_RD1 0x10
#define ZE_CR_RD2 0x20
/*
* PS0, PS1: Page Select. The two bits select which register set or 'page' to
* access.
*
* PS1 PS0 page
* 0 0 0
* 0 1 1
* 1 0 2
* 1 1 reserved
*/
#define ZE_CR_PS0 0x40
#define ZE_CR_PS1 0x80
/* bit encoded aliases */
#define ZE_CR_PAGE_0 0x00 /* (for consistency) */
#define ZE_CR_PAGE_1 0x40
#define ZE_CR_PAGE_2 0x80
/*
* Interrupt Status Register (ISR) definitions
*/
/*
* PRX: Packet Received. Indicates packet received with no errors.
*/
#define ZE_ISR_PRX 0x01
/*
* PTX: Packet Transmitted. Indicates packet transmitted with no errors.
*/
#define ZE_ISR_PTX 0x02
/*
* RXE: Receive Error. Indicates that a packet was received with one or more
* the following errors: CRC error, frame alignment error, FIFO overrun,
* missed packet.
*/
#define ZE_ISR_RXE 0x04
/*
* TXE: Transmission Error. Indicates that an attempt to transmit a packet
* resulted in one or more of the following errors: excessive
* collisions, FIFO underrun.
*/
#define ZE_ISR_TXE 0x08
/*
* OVW: OverWrite. Indicates a receive ring-buffer overrun. Incoming network
* would exceed (has exceeded?) the boundry pointer, resulting in data
* that was previously received and not yet read from the buffer to be
* overwritten.
*/
#define ZE_ISR_OVW 0x10
/*
* CNT: Counter Overflow. Set when the MSB of one or more of the Network Talley
* Counters has been set.
*/
#define ZE_ISR_CNT 0x20
/*
* RDC: Remote Data Complete. Indicates that a Remote DMA operation has completed.
*/
#define ZE_ISR_RDC 0x40
/*
* RST: Reset status. Set when the NIC enters the reset state and cleared when a
* Start Command is issued to the CR. This bit is also set when a receive
* ring-buffer overrun (OverWrite) occurs and is cleared when one or more
* packets have been removed from the ring. This is a read-only bit.
*/
#define ZE_ISR_RST 0x80
/*
* Interrupt Mask Register (IMR) definitions
*/
/*
* PRXE: Packet Received interrupt Enable. If set, a received packet will cause
* an interrupt.
*/
#define ZE_IMR_PRXE 0x01
/*
* PTXE: Packet Transmit interrupt Enable. If set, an interrupt is generated when
* a packet transmission completes.
*/
#define ZE_IMR_PTXE 0x02
/*
* RXEE: Receive Error interrupt Enable. If set, an interrupt will occur whenever a
* packet is received with an error.
*/
#define ZE_IMR_RXEE 0x04
/*
* TXEE: Transmit Error interrupt Enable. If set, an interrupt will occur whenever
* a transmission results in an error.
*/
#define ZE_IMR_TXEE 0x08
/*
* OVWE: OverWrite error interrupt Enable. If set, an interrupt is generated whenever
* the receive ring-buffer is overrun. i.e. when the boundry pointer is exceeded.
*/
#define ZE_IMR_OVWE 0x10
/*
* CNTE: Counter overflow interrupt Enable. If set, an interrupt is generated whenever
* the MSB of one or more of the Network Statistics counters has been set.
*/
#define ZE_IMR_CNTE 0x20
/*
* RDCE: Remote DMA Complete interrupt Enable. If set, an interrupt is generated
* when a remote DMA transfer has completed.
*/
#define ZE_IMR_RDCE 0x40
/*
* bit 7 is unused/reserved
*/
/*
* Data Configuration Register (DCR) definitions
*/
/*
* WTS: Word Transfer Select. WTS establishes byte or word transfers for
* both remote and local DMA transfers
*/
#define ZE_DCR_WTS 0x01
/*
* BOS: Byte Order Select. BOS sets the byte order for the host.
* Should be 0 for 80x86, and 1 for 68000 series processors
*/
#define ZE_DCR_BOS 0x02
/*
* LAS: Long Address Select. When LAS is 1, the contents of the remote
* DMA registers RSAR0 and RSAR1 are used to provide A16-A31
*/
#define ZE_DCR_LAS 0x04
/*
* LS: Loopback Select. When 0, loopback mode is selected. Bits D1 and D2
* of the TCR must also be programmed for loopback operation.
* When 1, normal operation is selected.
*/
#define ZE_DCR_LS 0x08
/*
* AR: Auto-initialize Remote. When 0, data must be removed from ring-buffer
* under program control. When 1, remote DMA is automatically initiated
* and the boundry pointer is automatically updated
*/
#define ZE_DCR_AR 0x10
/*
* FT0, FT1: Fifo Threshold select.
* FT1 FT0 Word-width Byte-width
* 0 0 1 word 2 bytes
* 0 1 2 words 4 bytes
* 1 0 4 words 8 bytes
* 1 1 8 words 12 bytes
*
* During transmission, the FIFO threshold indicates the number of bytes
* or words that the FIFO has filled from the local DMA before BREQ is
* asserted. The transmission threshold is 16 bytes minus the receiver
* threshold.
*/
#define ZE_DCR_FT0 0x20
#define ZE_DCR_FT1 0x40
/*
* bit 7 (0x80) is unused/reserved
*/
/*
* Transmit Configuration Register (TCR) definitions
*/
/*
* CRC: Inhibit CRC. If 0, CRC will be appended by the transmitter, if 0, CRC
* is not appended by the transmitter.
*/
#define ZE_TCR_CRC 0x01
/*
* LB0, LB1: Loopback control. These two bits set the type of loopback that is
* to be performed.
*
* LB1 LB0 mode
* 0 0 0 - normal operation (DCR_LS = 0)
* 0 1 1 - internal loopback (DCR_LS = 0)
* 1 0 2 - external loopback (DCR_LS = 1)
* 1 1 3 - external loopback (DCR_LS = 0)
*/
#define ZE_TCR_LB0 0x02
#define ZE_TCR_LB1 0x04
/*
* ATD: Auto Transmit Disable. Clear for normal operation. When set, allows
* another station to disable the NIC's transmitter by transmitting to
* a multicast address hashing to bit 62. Reception of a multicast address
* hashing to bit 63 enables the transmitter.
*/
#define ZE_TCR_ATD 0x08
/*
* OFST: Collision Offset enable. This bit when set modifies the backoff
* algorithm to allow prioritization of nodes.
*/
#define ZE_TCR_OFST 0x10
/*
* bits 5, 6, and 7 are unused/reserved
*/
/*
* Transmit Status Register (TSR) definitions
*/
/*
* PTX: Packet Transmitted. Indicates successful transmission of packet.
*/
#define ZE_TSR_PTX 0x01
/*
* bit 1 (0x02) is unused/reserved
*/
/*
* COL: Transmit Collided. Indicates that the transmission collided at least
* once with another station on the network.
*/
#define ZE_TSR_COL 0x04
/*
* ABT: Transmit aborted. Indicates that the transmission was aborted due to
* excessive collisions.
*/
#define ZE_TSR_ABT 0x08
/*
* CRS: Carrier Sense Lost. Indicates that carrier was lost during the
* transmission of the packet. (Transmission is not aborted because
* of a loss of carrier)
*/
#define ZE_TSR_CRS 0x10
/*
* FU: FIFO Underrun. Indicates that the NIC wasn't able to access bus/
* transmission memory before the FIFO emptied. Transmission of the
* packet was aborted.
*/
#define ZE_TSR_FU 0x20
/*
* CDH: CD Heartbeat. Indicates that the collision detection circuitry
* isn't working correctly during a collision heartbeat test.
*/
#define ZE_TSR_CDH 0x40
/*
* OWC: Out of Window Collision: Indicates that a collision occurred after
* a slot time (51.2us). The transmission is rescheduled just as in
* normal collisions.
*/
#define ZE_TSR_OWC 0x80
/*
* Receiver Configuration Register (RCR) definitions
*/
/*
* SEP: Save Errored Packets. If 0, error packets are discarded. If set to 1,
* packets with CRC and frame errors are not discarded.
*/
#define ZE_RCR_SEP 0x01
/*
* AR: Accept Runt packet. If 0, packet with less than 64 byte are discarded.
* If set to 1, packets with less than 64 byte are not discarded.
*/
#define ZE_RCR_AR 0x02
/*
* AB: Accept Broadcast. If set, packets sent to the broadcast address will be
* accepted.
*/
#define ZE_RCR_AB 0x04
/*
* AM: Accept Multicast. If set, packets sent to a multicast address are checked
* for a match in the hashing array. If clear, multicast packets are ignored.
*/
#define ZE_RCR_AM 0x08
/*
* PRO: Promiscuous Physical. If set, all packets with a physical addresses are
* accepted. If clear, a physical destination address must match this
* station's address. Note: for full promiscuous mode, RCR_AB and RCR_AM
* must also be set. In addition, the multicast hashing array must be set
* to all 1's so that all multicast addresses are accepted.
*/
#define ZE_RCR_PRO 0x10
/*
* MON: Monitor Mode. If set, packets will be checked for good CRC and framing,
* but are not stored in the ring-buffer. If clear, packets are stored (normal
* operation).
*/
#define ZE_RCR_MON 0x20
/*
* bits 6 and 7 are unused/reserved.
*/
/*
* Receiver Status Register (RSR) definitions
*/
/*
* PRX: Packet Received without error.
*/
#define ZE_RSR_PRX 0x01
/*
* CRC: CRC error. Indicates that a packet has a CRC error. Also set for frame
* alignment errors.
*/
#define ZE_RSR_CRC 0x02
/*
* FAE: Frame Alignment Error. Indicates that the incoming packet did not end on
* a byte boundry and the CRC did not match at the last byte boundry.
*/
#define ZE_RSR_FAE 0x04
/*
* FO: FIFO Overrun. Indicates that the FIFO was not serviced (during local DMA)
* causing it to overrun. Reception of the packet is aborted.
*/
#define ZE_RSR_FO 0x08
/*
* MPA: Missed Packet. Indicates that the received packet couldn't be stored in
* the ring-buffer because of insufficient buffer space (exceeding the
* boundry pointer), or because the transfer to the ring-buffer was inhibited
* by RCR_MON - monitor mode.
*/
#define ZE_RSR_MPA 0x10
/*
* PHY: Physical address. If 0, the packet received was sent to a physical address.
* If 1, the packet was accepted because of a multicast/broadcast address
* match.
*/
#define ZE_RSR_PHY 0x20
/*
* DIS: Receiver Disabled. Set to indicate that the receiver has enetered monitor
* mode. Cleared when the receiver exits monitor mode.
*/
#define ZE_RSR_DIS 0x40
/*
* DFR: Deferring. Set to indicate a 'jabber' condition. The CRS and COL inputs
* are active, and the transceiver has set the CD line as a result of the
* jabber.
*/
#define ZE_RSR_DFR 0x80
/*
* receive ring discriptor
*
* The National Semiconductor DS8390 Network interface controller uses
* the following receive ring headers. The way this works is that the
* memory on the interface card is chopped up into 256 bytes blocks.
* A contiguous portion of those blocks are marked for receive packets
* by setting start and end block #'s in the NIC. For each packet that
* is put into the receive ring, one of these headers (4 bytes each) is
* tacked onto the front.
*/
struct ze_ring {
struct edr_status { /* received packet status */
u_char rs_prx:1, /* packet received intack */
rs_crc:1, /* crc error */
rs_fae:1, /* frame alignment error */
rs_fo:1, /* fifo overrun */
rs_mpa:1, /* packet received intack */
rs_phy:1, /* packet received intack */
rs_dis:1, /* packet received intack */
rs_dfr:1; /* packet received intack */
} ze_rcv_status; /* received packet status */
u_char next_packet; /* pointer to next packet */
u_short count; /* bytes in packet (length + 4) */
};
/*
* Common constants
*/
#define ZE_PAGE_SIZE 256 /* Size of RAM pages in bytes */
#define ZE_TXBUF_SIZE 6 /* Size of TX buffer in pages */
#define ZE_PAGE_OFFSET 0x40 /* mem buffer starts at 0x4000 */
/*
* Vendor types
*/
#define ZE_VENDOR_WD_SMC 0x00 /* Western Digital/SMC */
#define ZE_VENDOR_3COM 0x01 /* 3Com */
/*
* Compile-time config flags
*/
/*
* this sets the default for enabling/disablng the tranceiver
*/
#define ZE_FLAGS_DISABLE_TRANCEIVER 0x01
/*
* This forces the board to be used in 8/16bit mode even if it
* autoconfigs differently
*/
#define ZE_FLAGS_FORCE_8BIT_MODE 0x02
#define ZE_FLAGS_FORCE_16BIT_MODE 0x04
/*
* This disables the use of double transmit buffers.
*/
#define ZE_FLAGS_NO_DOUBLE_BUFFERING 0x08
/*
* definitions for IBM credit card adapter for ethernet
*/
#define ZE_DATA_IO 0x10
#define ZE_MISC 0x18
#define ZE_RESET 0x1F
#if 0
/*
* Definitions for Western digital/SMC WD80x3 series ASIC
*/
/*
* Memory Select Register (MSR)
*/
#define ZE_WD_MSR 0
#define ZE_WD_MSR_ADDR 0x3f /* Memory decode bits 18-13 */
#define ZE_WD_MSR_MENB 0x40 /* Memory enable */
#define ZE_WD_MSR_RST 0x80 /* Reset board */
/*
* Interface Configuration Register (ICR)
*/
#define ZE_WD_ICR 1
#define ZE_WD_ICR_16BIT 0x01 /* 16-bit interface */
#define ZE_WD_ICR_OAR 0x02 /* select register. 0=BIO 1=EAR */
#define ZE_WD_ICR_IR2 0x04 /* high order bit of encoded IRQ */
#define ZE_WD_ICR_MSZ 0x08 /* memory size (0=8k 1=32k) */
#define ZE_WD_ICR_RLA 0x10 /* recall LAN address */
#define ZE_WD_ICR_RX7 0x20 /* recall all but i/o and LAN address */
#define ZE_WD_ICR_RIO 0x40 /* recall i/o address */
#define ZE_WD_ICR_STO 0x80 /* store to non-volatile memory */
/*
* IO Address Register (IAR)
*/
#define ZE_WD_IAR 2
/*
* EEROM Address Register
*/
#define ZE_WD_EAR 3
/*
* Interrupt Request Register (IRR)
*/
#define ZE_WD_IRR 4
#define ZE_WD_IRR_0WS 0x01 /* use 0 wait-states on 8 bit bus */
#define ZE_WD_IRR_OUT1 0x02 /* WD83C584 pin 1 output */
#define ZE_WD_IRR_OUT2 0x04 /* WD83C584 pin 2 output */
#define ZE_WD_IRR_OUT3 0x08 /* WD83C584 pin 3 output */
#define ZE_WD_IRR_FLASH 0x10 /* Flash RAM is in the ROM socket */
/*
* The three bit of the encoded IRQ are decoded as follows:
*
* IR2 IR1 IR0 IRQ
* 0 0 0 2/9
* 0 0 1 3
* 0 1 0 5
* 0 1 1 7
* 1 0 0 10
* 1 0 1 11
* 1 1 0 15
* 1 1 1 4
*/
#define ZE_WD_IRR_IR0 0x20 /* bit 0 of encoded IRQ */
#define ZE_WD_IRR_IR1 0x40 /* bit 1 of encoded IRQ */
#define ZE_WD_IRR_IEN 0x80 /* Interrupt enable */
/*
* LA Address Register (LAAR)
*/
#define ZE_WD_LAAR 5
#define ZE_WD_LAAR_ADDRHI 0x1f /* bits 23-19 of RAM address */
#define ZE_WD_LAAR_0WS16 0x20 /* enable 0 wait-states on 16 bit bus */
#define ZE_WD_LAAR_L16EN 0x40 /* enable 16-bit operation */
#define ZE_WD_LAAR_M16EN 0x80 /* enable 16-bit memory access */
/* i/o base offset to station address/card-ID PROM */
#define ZE_WD_PROM 8
/* i/o base offset to CARD ID */
#define ZE_WD_CARD_ID ZE_WD_PROM+6
#define ZE_TYPE_WD8003S 0x02
#define ZE_TYPE_WD8003E 0x03
#define ZE_TYPE_WD8013EBT 0x05
#define ZE_TYPE_WD8013EB 0x27
#define ZE_TYPE_WD8013EBP 0x2c
#define ZE_TYPE_WD8013EPC 0x29
/* Bit definitions in card ID */
#define ZE_WD_REV_MASK 0x1f /* Revision mask */
#define ZE_WD_SOFTCONFIG 0x20 /* Soft config */
#define ZE_WD_LARGERAM 0x40 /* Large RAM */
#define ZE_MICROCHANEL 0x80 /* Microchannel bus (vs. isa) */
/*
* Checksum total. All 8 bytes in station address PROM will add up to this
*/
#define ZE_WD_ROM_CHECKSUM_TOTAL 0xFF
#define ZE_WD_NIC_OFFSET 0x10 /* I/O base offset to NIC */
#define ZE_WD_ASIC_OFFSET 0 /* I/O base offset to ASIC */
#define ZE_WD_IO_PORTS 32 /* # of i/o addresses used */
#define ZE_WD_PAGE_OFFSET 0 /* page offset for NIC access to mem */
/*
* Definitions for 3Com 3c503
*/
#define ZE_3COM_NIC_OFFSET 0
#define ZE_3COM_ASIC_OFFSET 0x400 /* offset to nic i/o regs */
/*
* XXX - The I/O address range is fragmented in the 3c503; this is the
* number of regs at iobase.
*/
#define ZE_3COM_IO_PORTS 16 /* # of i/o addresses used */
#define ZE_3COM_PAGE_OFFSET 0x20 /* memory starts in second bank */
/*
* Page Start Register. Must match PSTART in NIC
*/
#define ZE_3COM_PSTR 0
/*
* Page Stop Register. Must match PSTOP in NIC
*/
#define ZE_3COM_PSPR 1
/*
* Drq Timer Register. Determines number of bytes to be transfered during
* a DMA burst.
*/
#define ZE_3COM_DQTR 2
/*
* Base Configuration Register. Read-only register which contains the
* board-configured I/O base address of the adapter. Bit encoded.
*/
#define ZE_3COM_BCFR 3
#define ZE_3COM_BCFR_2E0 0x01
#define ZE_3COM_BCFR_2A0 0x02
#define ZE_3COM_BCFR_280 0x04
#define ZE_3COM_BCFR_250 0x08
#define ZE_3COM_BCFR_350 0x10
#define ZE_3COM_BCFR_330 0x20
#define ZE_3COM_BCFR_310 0x40
#define ZE_3COM_BCFR_300 0x80
/*
* EPROM Configuration Register. Read-only register which contains the
* board-configured memory base address. Bit encoded.
*/
#define ZE_3COM_PCFR 4
#define ZE_3COM_PCFR_C8000 0x10
#define ZE_3COM_PCFR_CC000 0x20
#define ZE_3COM_PCFR_D8000 0x40
#define ZE_3COM_PCFR_DC000 0x80
/*
* GA Configuration Register. Gate-Array Configuration Register.
*/
#define ZE_3COM_GACFR 5
/*
* mbs2 mbs1 mbs0 start address
* 0 0 0 0x0000
* 0 0 1 0x2000
* 0 1 0 0x4000
* 0 1 1 0x6000
*
* Note that with adapters with only 8K, the setting for 0x2000 must
* always be used.
*/
#define ZE_3COM_GACFR_MBS0 0x01
#define ZE_3COM_GACFR_MBS1 0x02
#define ZE_3COM_GACFR_MBS2 0x04
#define ZE_3COM_GACFR_RSEL 0x08 /* enable shared memory */
#define ZE_3COM_GACFR_TEST 0x10 /* for GA testing */
#define ZE_3COM_GACFR_OWS 0x20 /* select 0WS access to GA */
#define ZE_3COM_GACFR_TCM 0x40 /* Mask DMA interrupts */
#define ZE_3COM_GACFR_NIM 0x80 /* Mask NIC interrupts */
/*
* Control Register. Miscellaneous control functions.
*/
#define ZE_3COM_CR 6
#define ZE_3COM_CR_RST 0x01 /* Reset GA and NIC */
#define ZE_3COM_CR_XSEL 0x02 /* Transceiver select. BNC=1(def) AUI=0 */
#define ZE_3COM_CR_EALO 0x04 /* window EA PROM 0-15 to I/O base */
#define ZE_3COM_CR_EAHI 0x08 /* window EA PROM 16-31 to I/O base */
#define ZE_3COM_CR_SHARE 0x10 /* select interrupt sharing option */
#define ZE_3COM_CR_DBSEL 0x20 /* Double buffer select */
#define ZE_3COM_CR_DDIR 0x40 /* DMA direction select */
#define ZE_3COM_CR_START 0x80 /* Start DMA controller */
/*
* Status Register. Miscellaneous status information.
*/
#define ZE_3COM_STREG 7
#define ZE_3COM_STREG_REV 0x07 /* GA revision */
#define ZE_3COM_STREG_DIP 0x08 /* DMA in progress */
#define ZE_3COM_STREG_DTC 0x10 /* DMA terminal count */
#define ZE_3COM_STREG_OFLW 0x20 /* Overflow */
#define ZE_3COM_STREG_UFLW 0x40 /* Underflow */
#define ZE_3COM_STREG_DPRDY 0x80 /* Data port ready */
/*
* Interrupt/DMA Configuration Register
*/
#define ZE_3COM_IDCFR 8
#define ZE_3COM_IDCFR_DRQ0 0x01 /* DMA request 1 select */
#define ZE_3COM_IDCFR_DRQ1 0x02 /* DMA request 2 select */
#define ZE_3COM_IDCFR_DRQ2 0x04 /* DMA request 3 select */
#define ZE_3COM_IDCFR_UNUSED 0x08 /* not used */
#define ZE_3COM_IDCFR_IRQ2 0x10 /* Interrupt request 2 select */
#define ZE_3COM_IDCFR_IRQ3 0x20 /* Interrupt request 3 select */
#define ZE_3COM_IDCFR_IRQ4 0x40 /* Interrupt request 4 select */
#define ZE_3COM_IDCFR_IRQ5 0x80 /* Interrupt request 5 select */
/*
* DMA Address Register MSB
*/
#define ZE_3COM_DAMSB 9
/*
* DMA Address Register LSB
*/
#define ZE_3COM_DALSB 0x0a
/*
* Vector Pointer Register 2
*/
#define ZE_3COM_VPTR2 0x0b
/*
* Vector Pointer Register 1
*/
#define ZE_3COM_VPTR1 0x0c
/*
* Vector Pointer Register 0
*/
#define ZE_3COM_VPTR0 0x0d
/*
* Register File Access MSB
*/
#define ZE_3COM_RFMSB 0x0e
/*
* Register File Access LSB
*/
#define ZE_3COM_RFLSB 0x0f
#endif