dwc: Support phy mode MII
Some board use dwc phy in MII mode, so do not fail to attach if this is the case. Only rockchip code uses the phy mode to program some custom syscon register. PR: 260848 MFC after: 1 week Sponsored by: Beckhoff Automation GmbH & Co. KG
This commit is contained in:
parent
30f16ad460
commit
da6252a6a0
@ -1573,11 +1573,14 @@ dwc_attach(device_t dev)
|
||||
case MII_CONTYPE_RGMII_ID:
|
||||
case MII_CONTYPE_RGMII_RXID:
|
||||
case MII_CONTYPE_RGMII_TXID:
|
||||
sc->phy_mode = PHY_MODE_RGMII;
|
||||
break;
|
||||
sc->phy_mode = PHY_MODE_RGMII;
|
||||
break;
|
||||
case MII_CONTYPE_RMII:
|
||||
sc->phy_mode = PHY_MODE_RMII;
|
||||
break;
|
||||
sc->phy_mode = PHY_MODE_RMII;
|
||||
break;
|
||||
case MII_CONTYPE_MII:
|
||||
sc->phy_mode = PHY_MODE_MII;
|
||||
break;
|
||||
default:
|
||||
device_printf(dev, "Unsupported MII type\n");
|
||||
return (ENXIO);
|
||||
|
@ -40,6 +40,7 @@
|
||||
#define PHY_MODE_UNKNOWN 0x0
|
||||
#define PHY_MODE_RMII 0x1
|
||||
#define PHY_MODE_RGMII 0x2
|
||||
#define PHY_MODE_MII 0x3
|
||||
|
||||
#define MAC_CONFIGURATION 0x0
|
||||
#define CONF_JD (1 << 22) /* jabber timer disable */
|
||||
|
Loading…
x
Reference in New Issue
Block a user