85d0a26ed4
Some shared code reorganization along with the new adapter. Sync changes to OACTIVE in igb into this driver. Misc small fixes.
132 lines
4.9 KiB
C
132 lines
4.9 KiB
C
/******************************************************************************
|
|
|
|
Copyright (c) 2001-2012, Intel Corporation
|
|
All rights reserved.
|
|
|
|
Redistribution and use in source and binary forms, with or without
|
|
modification, are permitted provided that the following conditions are met:
|
|
|
|
1. Redistributions of source code must retain the above copyright notice,
|
|
this list of conditions and the following disclaimer.
|
|
|
|
2. Redistributions in binary form must reproduce the above copyright
|
|
notice, this list of conditions and the following disclaimer in the
|
|
documentation and/or other materials provided with the distribution.
|
|
|
|
3. Neither the name of the Intel Corporation nor the names of its
|
|
contributors may be used to endorse or promote products derived from
|
|
this software without specific prior written permission.
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
|
|
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
******************************************************************************/
|
|
/*$FreeBSD$*/
|
|
|
|
#ifndef __IXGBE_VF_H__
|
|
#define __IXGBE_VF_H__
|
|
|
|
#define IXGBE_VF_IRQ_CLEAR_MASK 7
|
|
#define IXGBE_VF_MAX_TX_QUEUES 8
|
|
#define IXGBE_VF_MAX_RX_QUEUES 8
|
|
|
|
#define IXGBE_VFCTRL 0x00000
|
|
#define IXGBE_VFSTATUS 0x00008
|
|
#define IXGBE_VFLINKS 0x00010
|
|
#define IXGBE_VFFRTIMER 0x00048
|
|
#define IXGBE_VFRXMEMWRAP 0x03190
|
|
#define IXGBE_VTEICR 0x00100
|
|
#define IXGBE_VTEICS 0x00104
|
|
#define IXGBE_VTEIMS 0x00108
|
|
#define IXGBE_VTEIMC 0x0010C
|
|
#define IXGBE_VTEIAC 0x00110
|
|
#define IXGBE_VTEIAM 0x00114
|
|
#define IXGBE_VTEITR(x) (0x00820 + (4 * (x)))
|
|
#define IXGBE_VTIVAR(x) (0x00120 + (4 * (x)))
|
|
#define IXGBE_VTIVAR_MISC 0x00140
|
|
#define IXGBE_VTRSCINT(x) (0x00180 + (4 * (x)))
|
|
/* define IXGBE_VFPBACL still says TBD in EAS */
|
|
#define IXGBE_VFRDBAL(x) (0x01000 + (0x40 * (x)))
|
|
#define IXGBE_VFRDBAH(x) (0x01004 + (0x40 * (x)))
|
|
#define IXGBE_VFRDLEN(x) (0x01008 + (0x40 * (x)))
|
|
#define IXGBE_VFRDH(x) (0x01010 + (0x40 * (x)))
|
|
#define IXGBE_VFRDT(x) (0x01018 + (0x40 * (x)))
|
|
#define IXGBE_VFRXDCTL(x) (0x01028 + (0x40 * (x)))
|
|
#define IXGBE_VFSRRCTL(x) (0x01014 + (0x40 * (x)))
|
|
#define IXGBE_VFRSCCTL(x) (0x0102C + (0x40 * (x)))
|
|
#define IXGBE_VFPSRTYPE 0x00300
|
|
#define IXGBE_VFTDBAL(x) (0x02000 + (0x40 * (x)))
|
|
#define IXGBE_VFTDBAH(x) (0x02004 + (0x40 * (x)))
|
|
#define IXGBE_VFTDLEN(x) (0x02008 + (0x40 * (x)))
|
|
#define IXGBE_VFTDH(x) (0x02010 + (0x40 * (x)))
|
|
#define IXGBE_VFTDT(x) (0x02018 + (0x40 * (x)))
|
|
#define IXGBE_VFTXDCTL(x) (0x02028 + (0x40 * (x)))
|
|
#define IXGBE_VFTDWBAL(x) (0x02038 + (0x40 * (x)))
|
|
#define IXGBE_VFTDWBAH(x) (0x0203C + (0x40 * (x)))
|
|
#define IXGBE_VFDCA_RXCTRL(x) (0x0100C + (0x40 * (x)))
|
|
#define IXGBE_VFDCA_TXCTRL(x) (0x0200c + (0x40 * (x)))
|
|
#define IXGBE_VFGPRC 0x0101C
|
|
#define IXGBE_VFGPTC 0x0201C
|
|
#define IXGBE_VFGORC_LSB 0x01020
|
|
#define IXGBE_VFGORC_MSB 0x01024
|
|
#define IXGBE_VFGOTC_LSB 0x02020
|
|
#define IXGBE_VFGOTC_MSB 0x02024
|
|
#define IXGBE_VFMPRC 0x01034
|
|
|
|
|
|
struct ixgbevf_hw_stats {
|
|
u64 base_vfgprc;
|
|
u64 base_vfgptc;
|
|
u64 base_vfgorc;
|
|
u64 base_vfgotc;
|
|
u64 base_vfmprc;
|
|
|
|
u64 last_vfgprc;
|
|
u64 last_vfgptc;
|
|
u64 last_vfgorc;
|
|
u64 last_vfgotc;
|
|
u64 last_vfmprc;
|
|
|
|
u64 vfgprc;
|
|
u64 vfgptc;
|
|
u64 vfgorc;
|
|
u64 vfgotc;
|
|
u64 vfmprc;
|
|
|
|
u64 saved_reset_vfgprc;
|
|
u64 saved_reset_vfgptc;
|
|
u64 saved_reset_vfgorc;
|
|
u64 saved_reset_vfgotc;
|
|
u64 saved_reset_vfmprc;
|
|
};
|
|
|
|
s32 ixgbe_init_hw_vf(struct ixgbe_hw *hw);
|
|
s32 ixgbe_start_hw_vf(struct ixgbe_hw *hw);
|
|
s32 ixgbe_reset_hw_vf(struct ixgbe_hw *hw);
|
|
s32 ixgbe_stop_adapter_vf(struct ixgbe_hw *hw);
|
|
u32 ixgbe_get_num_of_tx_queues_vf(struct ixgbe_hw *hw);
|
|
u32 ixgbe_get_num_of_rx_queues_vf(struct ixgbe_hw *hw);
|
|
s32 ixgbe_get_mac_addr_vf(struct ixgbe_hw *hw, u8 *mac_addr);
|
|
s32 ixgbe_setup_mac_link_vf(struct ixgbe_hw *hw, ixgbe_link_speed speed,
|
|
bool autoneg, bool autoneg_wait_to_complete);
|
|
s32 ixgbe_check_mac_link_vf(struct ixgbe_hw *hw, ixgbe_link_speed *speed,
|
|
bool *link_up, bool autoneg_wait_to_complete);
|
|
s32 ixgbe_set_rar_vf(struct ixgbe_hw *hw, u32 index, u8 *addr, u32 vmdq,
|
|
u32 enable_addr);
|
|
s32 ixgbevf_set_uc_addr_vf(struct ixgbe_hw *hw, u32 index, u8 *addr);
|
|
s32 ixgbe_update_mc_addr_list_vf(struct ixgbe_hw *hw, u8 *mc_addr_list,
|
|
u32 mc_addr_count, ixgbe_mc_addr_itr,
|
|
bool clear);
|
|
s32 ixgbe_set_vfta_vf(struct ixgbe_hw *hw, u32 vlan, u32 vind, bool vlan_on);
|
|
|
|
#endif /* __IXGBE_VF_H__ */
|