Andrew Turner 062c276886 Add support for multiple GICv3 ITS devices. For this we add sc_irq_base
and sc_irq_length to the softc to handle the base number of IRQs available,
make gicv3_get_nirqs return the number of available interrupt IDs, and
limit which CPUs we send interrupts to based on the numa domain.

The last point is only strictly needed on a dual socket ThunderX where we
are unable to send MSI/MSI-X interrupts between sockets.

Sponsored by:	DARPA, AFRL
2017-08-13 18:54:51 +00:00
..
2017-05-23 09:29:05 +00:00
2017-08-09 09:13:15 +00:00
2017-07-09 13:53:32 +00:00
2017-08-09 10:46:34 +00:00
2017-05-23 09:29:05 +00:00
2017-06-08 21:30:34 +00:00
2017-05-09 05:08:47 +00:00
2017-08-13 14:50:38 +00:00