af19cc59ca
New version is not compatible on supervisor mode with v1.9.1
(previous version).
Highlights:
o BBL (Berkeley Boot Loader) provides no initial page tables
anymore allowing us to choose VM, to build page tables manually
and enable MMU in S-mode.
o SBI interface changed.
o GENERIC kernel.
FDT is now chosen standard for RISC-V hardware description.
DTB is now provided by Spike (golden model simulator). This
allows us to introduce GENERIC kernel. However, description
for console and timer devices is not provided in DTB, so move
these devices temporary to nexus bus.
o Supervisor can't access userspace by default. Solution is to
set SUM (permit Supervisor User Memory access) bit in sstatus
register.
o Compressed extension is now turned on by default.
o External GCC 7.1 compiler used.
o _gp renamed to __global_pointer$
o Compiler -march= string is now in use allowing us to choose
required extensions (compressed, FPU, atomic, etc).
Sponsored by: DARPA, AFRL
Differential Revision: https://reviews.freebsd.org/D11800
406 lines
13 KiB
Makefile
406 lines
13 KiB
Makefile
# $FreeBSD$
|
|
|
|
# Set default CPU compile flags and baseline CPUTYPE for each arch. The
|
|
# compile flags must support the minimum CPU type for each architecture but
|
|
# may tune support for more advanced processors.
|
|
|
|
.if !defined(CPUTYPE) || empty(CPUTYPE)
|
|
_CPUCFLAGS =
|
|
. if ${MACHINE_CPUARCH} == "aarch64"
|
|
MACHINE_CPU = arm64
|
|
. elif ${MACHINE_CPUARCH} == "amd64"
|
|
MACHINE_CPU = amd64 sse2 sse mmx
|
|
. elif ${MACHINE_CPUARCH} == "arm"
|
|
MACHINE_CPU = arm
|
|
. elif ${MACHINE_CPUARCH} == "i386"
|
|
MACHINE_CPU = i486
|
|
. elif ${MACHINE_CPUARCH} == "mips"
|
|
MACHINE_CPU = mips
|
|
. elif ${MACHINE_CPUARCH} == "powerpc"
|
|
MACHINE_CPU = aim
|
|
. elif ${MACHINE_CPUARCH} == "riscv"
|
|
MACHINE_CPU = riscv
|
|
. elif ${MACHINE_CPUARCH} == "sparc64"
|
|
MACHINE_CPU = ultrasparc
|
|
. endif
|
|
.else
|
|
|
|
# Handle aliases (not documented in make.conf to avoid user confusion
|
|
# between e.g. i586 and pentium)
|
|
|
|
. if ${MACHINE_CPUARCH} == "amd64" || ${MACHINE_CPUARCH} == "i386"
|
|
. if ${CPUTYPE} == "barcelona"
|
|
CPUTYPE = amdfam10
|
|
. elif ${CPUTYPE} == "core-avx2"
|
|
CPUTYPE = haswell
|
|
. elif ${CPUTYPE} == "core-avx-i"
|
|
CPUTYPE = ivybridge
|
|
. elif ${CPUTYPE} == "corei7-avx"
|
|
CPUTYPE = sandybridge
|
|
. elif ${CPUTYPE} == "corei7"
|
|
CPUTYPE = nehalem
|
|
. elif ${CPUTYPE} == "slm"
|
|
CPUTYPE = silvermont
|
|
. elif ${CPUTYPE} == "atom"
|
|
CPUTYPE = bonnell
|
|
. elif ${CPUTYPE} == "core"
|
|
CPUTYPE = prescott
|
|
. endif
|
|
. if ${MACHINE_CPUARCH} == "amd64"
|
|
. if ${CPUTYPE} == "prescott"
|
|
CPUTYPE = nocona
|
|
. endif
|
|
. else
|
|
. if ${CPUTYPE} == "k7"
|
|
CPUTYPE = athlon
|
|
. elif ${CPUTYPE} == "p4"
|
|
CPUTYPE = pentium4
|
|
. elif ${CPUTYPE} == "p4m"
|
|
CPUTYPE = pentium4m
|
|
. elif ${CPUTYPE} == "p3"
|
|
CPUTYPE = pentium3
|
|
. elif ${CPUTYPE} == "p3m"
|
|
CPUTYPE = pentium3m
|
|
. elif ${CPUTYPE} == "p-m"
|
|
CPUTYPE = pentium-m
|
|
. elif ${CPUTYPE} == "p2"
|
|
CPUTYPE = pentium2
|
|
. elif ${CPUTYPE} == "i686"
|
|
CPUTYPE = pentiumpro
|
|
. elif ${CPUTYPE} == "i586/mmx"
|
|
CPUTYPE = pentium-mmx
|
|
. elif ${CPUTYPE} == "i586"
|
|
CPUTYPE = pentium
|
|
. endif
|
|
. endif
|
|
. elif ${MACHINE_ARCH} == "sparc64"
|
|
. if ${CPUTYPE} == "us"
|
|
CPUTYPE = ultrasparc
|
|
. elif ${CPUTYPE} == "us3"
|
|
CPUTYPE = ultrasparc3
|
|
. endif
|
|
. endif
|
|
|
|
###############################################################################
|
|
# Logic to set up correct gcc optimization flag. This must be included
|
|
# after /etc/make.conf so it can react to the local value of CPUTYPE
|
|
# defined therein. Consult:
|
|
# http://gcc.gnu.org/onlinedocs/gcc/ARM-Options.html
|
|
# http://gcc.gnu.org/onlinedocs/gcc/RS-6000-and-PowerPC-Options.html
|
|
# http://gcc.gnu.org/onlinedocs/gcc/MIPS-Options.html
|
|
# http://gcc.gnu.org/onlinedocs/gcc/SPARC-Options.html
|
|
# http://gcc.gnu.org/onlinedocs/gcc/i386-and-x86_002d64-Options.html
|
|
|
|
. if ${MACHINE_CPUARCH} == "i386"
|
|
. if ${CPUTYPE} == "crusoe"
|
|
_CPUCFLAGS = -march=i686 -falign-functions=0 -falign-jumps=0 -falign-loops=0
|
|
. elif ${CPUTYPE} == "k5"
|
|
_CPUCFLAGS = -march=pentium
|
|
. elif ${CPUTYPE} == "c7"
|
|
_CPUCFLAGS = -march=c3-2
|
|
. else
|
|
_CPUCFLAGS = -march=${CPUTYPE}
|
|
. endif
|
|
. elif ${MACHINE_CPUARCH} == "amd64"
|
|
_CPUCFLAGS = -march=${CPUTYPE}
|
|
. elif ${MACHINE_CPUARCH} == "arm"
|
|
. if ${CPUTYPE} == "xscale"
|
|
#XXX: gcc doesn't seem to like -mcpu=xscale, and dies while rebuilding itself
|
|
#_CPUCFLAGS = -mcpu=xscale
|
|
_CPUCFLAGS = -march=armv5te -D__XSCALE__
|
|
. elif ${CPUTYPE:M*soft*} != ""
|
|
_CPUCFLAGS = -mfloat-abi=softfp
|
|
. elif ${CPUTYPE} == "armv6"
|
|
# Not sure we still need ARM_ARCH_6=1 here.
|
|
_CPUCFLAGS = -march=${CPUTYPE} -DARM_ARCH_6=1
|
|
. elif ${CPUTYPE} == "cortexa"
|
|
_CPUCFLAGS = -march=armv7 -DARM_ARCH_6=1 -mfpu=vfp
|
|
. elif ${CPUTYPE:Marmv[4567]*} != ""
|
|
# Handle all the armvX types that FreeBSD runs:
|
|
# armv4, armv4t, armv5, armv5te, armv6, armv6t2, armv7, armv7-a, armv7ve
|
|
# they require -march=. All the others require -mcpu=.
|
|
_CPUCFLAGS = -march=${CPUTYPE}
|
|
. else
|
|
# Common values for FreeBSD
|
|
# arm: (any arm v4 or v5 processor you are targeting)
|
|
# arm920t, arm926ej-s, marvell-pj4, fa526, fa626,
|
|
# fa606te, fa626te, fa726te
|
|
# armv6: (any arm v7 or v8 processor you are targeting and the arm1176jzf-s)
|
|
# arm1176jzf-s, generic-armv7-a, cortex-a5, cortex-a7, cortex-a8,
|
|
# cortex-a9, cortex-a12, cortex-a15, cortex-a17, cortex-a53, cortex-a57,
|
|
# cortex-a72, exynos-m1
|
|
_CPUCFLAGS = -mcpu=${CPUTYPE}
|
|
. endif
|
|
. elif ${MACHINE_ARCH} == "powerpc"
|
|
. if ${CPUTYPE} == "e500"
|
|
_CPUCFLAGS = -Wa,-me500 -msoft-float
|
|
. else
|
|
_CPUCFLAGS = -mcpu=${CPUTYPE} -mno-powerpc64
|
|
. endif
|
|
. elif ${MACHINE_ARCH} == "powerpcspe"
|
|
_CPUCFLAGS = -Wa,-me500 -mspe=yes -mabi=spe -mfloat-gprs=double
|
|
. elif ${MACHINE_ARCH} == "powerpc64"
|
|
_CPUCFLAGS = -mcpu=${CPUTYPE}
|
|
. elif ${MACHINE_CPUARCH} == "mips"
|
|
# mips[1234], mips32, mips64, and all later releases need to have mips
|
|
# preserved (releases later than r2 require external toolchain)
|
|
. if ${CPUTYPE:Mmips32*} != "" || ${CPUTYPE:Mmips64*} != "" || \
|
|
${CPUTYPE:Mmips[1234]} != ""
|
|
_CPUCFLAGS = -march=${CPUTYPE}
|
|
. else
|
|
# Default -march to the CPUTYPE passed in, with mips stripped off so we
|
|
# accept either mips4kc or 4kc, mostly for historical reasons
|
|
# Typical values for cores:
|
|
# 4kc, 24kc, 34kc, 74kc, 1004kc, octeon, octeon+, octeon2, octeon3,
|
|
# sb1, xlp, xlr
|
|
_CPUCFLAGS = -march=${CPUTYPE:S/^mips//}
|
|
. endif
|
|
. elif ${MACHINE_ARCH} == "sparc64"
|
|
. if ${CPUTYPE} == "v9"
|
|
_CPUCFLAGS = -mcpu=v9
|
|
. elif ${CPUTYPE} == "ultrasparc"
|
|
_CPUCFLAGS = -mcpu=ultrasparc
|
|
. elif ${CPUTYPE} == "ultrasparc3"
|
|
_CPUCFLAGS = -mcpu=ultrasparc3
|
|
. endif
|
|
. elif ${MACHINE_CPUARCH} == "aarch64"
|
|
_CPUCFLAGS = -mcpu=${CPUTYPE}
|
|
. endif
|
|
|
|
# Set up the list of CPU features based on the CPU type. This is an
|
|
# unordered list to make it easy for client makefiles to test for the
|
|
# presence of a CPU feature.
|
|
|
|
########## i386
|
|
. if ${MACHINE_CPUARCH} == "i386"
|
|
. if ${CPUTYPE} == "znver1"
|
|
MACHINE_CPU = avx2 avx sse42 sse41 ssse3 sse4a sse3 sse2 sse mmx k6 k5 i586
|
|
. elif ${CPUTYPE} == "bdver4"
|
|
MACHINE_CPU = xop avx2 avx sse42 sse41 ssse3 sse4a sse3 sse2 sse mmx k6 k5 i586
|
|
. elif ${CPUTYPE} == "bdver3" || ${CPUTYPE} == "bdver2" || \
|
|
${CPUTYPE} == "bdver1"
|
|
MACHINE_CPU = xop avx sse42 sse41 ssse3 sse4a sse3 sse2 sse mmx k6 k5 i586
|
|
. elif ${CPUTYPE} == "btver2"
|
|
MACHINE_CPU = avx sse42 sse41 ssse3 sse4a sse3 sse2 sse mmx k6 k5 i586
|
|
. elif ${CPUTYPE} == "btver1"
|
|
MACHINE_CPU = ssse3 sse4a sse3 sse2 sse mmx k6 k5 i586
|
|
. elif ${CPUTYPE} == "amdfam10"
|
|
MACHINE_CPU = athlon-xp athlon k7 3dnow sse4a sse3 sse2 sse mmx k6 k5 i586
|
|
. elif ${CPUTYPE} == "opteron-sse3" || ${CPUTYPE} == "athlon64-sse3"
|
|
MACHINE_CPU = athlon-xp athlon k7 3dnow sse3 sse2 sse mmx k6 k5 i586
|
|
. elif ${CPUTYPE} == "opteron" || ${CPUTYPE} == "athlon64" || \
|
|
${CPUTYPE} == "athlon-fx"
|
|
MACHINE_CPU = athlon-xp athlon k7 3dnow sse2 sse mmx k6 k5 i586
|
|
. elif ${CPUTYPE} == "athlon-mp" || ${CPUTYPE} == "athlon-xp" || \
|
|
${CPUTYPE} == "athlon-4"
|
|
MACHINE_CPU = athlon-xp athlon k7 3dnow sse mmx k6 k5 i586
|
|
. elif ${CPUTYPE} == "athlon" || ${CPUTYPE} == "athlon-tbird"
|
|
MACHINE_CPU = athlon k7 3dnow mmx k6 k5 i586
|
|
. elif ${CPUTYPE} == "k6-3" || ${CPUTYPE} == "k6-2" || ${CPUTYPE} == "geode"
|
|
MACHINE_CPU = 3dnow mmx k6 k5 i586
|
|
. elif ${CPUTYPE} == "k6"
|
|
MACHINE_CPU = mmx k6 k5 i586
|
|
. elif ${CPUTYPE} == "k5"
|
|
MACHINE_CPU = k5 i586
|
|
. elif ${CPUTYPE} == "skylake" || ${CPUTYPE} == "knl"
|
|
MACHINE_CPU = avx512 avx2 avx sse42 sse41 ssse3 sse3 sse2 sse i686 mmx i586
|
|
. elif ${CPUTYPE} == "broadwell" || ${CPUTYPE} == "haswell"
|
|
MACHINE_CPU = avx2 avx sse42 sse41 ssse3 sse3 sse2 sse i686 mmx i586
|
|
. elif ${CPUTYPE} == "ivybridge" || ${CPUTYPE} == "sandybridge"
|
|
MACHINE_CPU = avx sse42 sse41 ssse3 sse3 sse2 sse i686 mmx i586
|
|
. elif ${CPUTYPE} == "westmere" || ${CPUTYPE} == "nehalem" || \
|
|
${CPUTYPE} == "silvermont"
|
|
MACHINE_CPU = sse42 sse41 ssse3 sse3 sse2 sse i686 mmx i586
|
|
. elif ${CPUTYPE} == "penryn"
|
|
MACHINE_CPU = sse41 ssse3 sse3 sse2 sse i686 mmx i586
|
|
. elif ${CPUTYPE} == "core2" || ${CPUTYPE} == "bonnell"
|
|
MACHINE_CPU = ssse3 sse3 sse2 sse i686 mmx i586
|
|
. elif ${CPUTYPE} == "yonah" || ${CPUTYPE} == "prescott"
|
|
MACHINE_CPU = sse3 sse2 sse i686 mmx i586
|
|
. elif ${CPUTYPE} == "pentium4" || ${CPUTYPE} == "pentium4m" || \
|
|
${CPUTYPE} == "pentium-m"
|
|
MACHINE_CPU = sse2 sse i686 mmx i586
|
|
. elif ${CPUTYPE} == "pentium3" || ${CPUTYPE} == "pentium3m"
|
|
MACHINE_CPU = sse i686 mmx i586
|
|
. elif ${CPUTYPE} == "pentium2"
|
|
MACHINE_CPU = i686 mmx i586
|
|
. elif ${CPUTYPE} == "pentiumpro"
|
|
MACHINE_CPU = i686 i586
|
|
. elif ${CPUTYPE} == "pentium-mmx"
|
|
MACHINE_CPU = mmx i586
|
|
. elif ${CPUTYPE} == "pentium"
|
|
MACHINE_CPU = i586
|
|
. elif ${CPUTYPE} == "c7"
|
|
MACHINE_CPU = sse3 sse2 sse i686 mmx i586
|
|
. elif ${CPUTYPE} == "c3-2"
|
|
MACHINE_CPU = sse i686 mmx i586
|
|
. elif ${CPUTYPE} == "c3"
|
|
MACHINE_CPU = 3dnow mmx i586
|
|
. elif ${CPUTYPE} == "winchip2"
|
|
MACHINE_CPU = 3dnow mmx
|
|
. elif ${CPUTYPE} == "winchip-c6"
|
|
MACHINE_CPU = mmx
|
|
. endif
|
|
MACHINE_CPU += i486
|
|
########## amd64
|
|
. elif ${MACHINE_CPUARCH} == "amd64"
|
|
. if ${CPUTYPE} == "znver1"
|
|
MACHINE_CPU = avx2 avx sse42 sse41 ssse3 sse4a sse3
|
|
. elif ${CPUTYPE} == "bdver4"
|
|
MACHINE_CPU = xop avx2 avx sse42 sse41 ssse3 sse4a sse3
|
|
. elif ${CPUTYPE} == "bdver3" || ${CPUTYPE} == "bdver2" || \
|
|
${CPUTYPE} == "bdver1"
|
|
MACHINE_CPU = xop avx sse42 sse41 ssse3 sse4a sse3
|
|
. elif ${CPUTYPE} == "btver2"
|
|
MACHINE_CPU = avx sse42 sse41 ssse3 sse4a sse3
|
|
. elif ${CPUTYPE} == "btver1"
|
|
MACHINE_CPU = ssse3 sse4a sse3
|
|
. elif ${CPUTYPE} == "amdfam10"
|
|
MACHINE_CPU = k8 3dnow sse4a sse3
|
|
. elif ${CPUTYPE} == "opteron-sse3" || ${CPUTYPE} == "athlon64-sse3" || \
|
|
${CPUTYPE} == "k8-sse3"
|
|
MACHINE_CPU = k8 3dnow sse3
|
|
. elif ${CPUTYPE} == "opteron" || ${CPUTYPE} == "athlon64" || \
|
|
${CPUTYPE} == "athlon-fx" || ${CPUTYPE} == "k8"
|
|
MACHINE_CPU = k8 3dnow
|
|
. elif ${CPUTYPE} == "skylake" || ${CPUTYPE} == "knl"
|
|
MACHINE_CPU = avx512 avx2 avx sse42 sse41 ssse3 sse3
|
|
. elif ${CPUTYPE} == "broadwell" || ${CPUTYPE} == "haswell"
|
|
MACHINE_CPU = avx2 avx sse42 sse41 ssse3 sse3
|
|
. elif ${CPUTYPE} == "ivybridge" || ${CPUTYPE} == "sandybridge"
|
|
MACHINE_CPU = avx sse42 sse41 ssse3 sse3
|
|
. elif ${CPUTYPE} == "westmere" || ${CPUTYPE} == "nehalem" || \
|
|
${CPUTYPE} == "silvermont"
|
|
MACHINE_CPU = sse42 sse41 ssse3 sse3
|
|
. elif ${CPUTYPE} == "penryn"
|
|
MACHINE_CPU = sse41 ssse3 sse3
|
|
. elif ${CPUTYPE} == "core2" || ${CPUTYPE} == "bonnell"
|
|
MACHINE_CPU = ssse3 sse3
|
|
. elif ${CPUTYPE} == "nocona"
|
|
MACHINE_CPU = sse3
|
|
. endif
|
|
MACHINE_CPU += amd64 sse2 sse mmx
|
|
########## Mips
|
|
. elif ${MACHINE_CPUARCH} == "mips"
|
|
MACHINE_CPU = mips
|
|
########## powerpc
|
|
. elif ${MACHINE_ARCH} == "powerpc"
|
|
. if ${CPUTYPE} == "e500"
|
|
MACHINE_CPU = booke softfp
|
|
. endif
|
|
########## riscv
|
|
. elif ${MACHINE_CPUARCH} == "riscv"
|
|
MACHINE_CPU = riscv
|
|
########## sparc64
|
|
. elif ${MACHINE_ARCH} == "sparc64"
|
|
. if ${CPUTYPE} == "v9"
|
|
MACHINE_CPU = v9
|
|
. elif ${CPUTYPE} == "ultrasparc"
|
|
MACHINE_CPU = v9 ultrasparc
|
|
. elif ${CPUTYPE} == "ultrasparc3"
|
|
MACHINE_CPU = v9 ultrasparc ultrasparc3
|
|
. endif
|
|
. endif
|
|
.endif
|
|
|
|
.if ${MACHINE_CPUARCH} == "mips"
|
|
CFLAGS += -G0
|
|
. if ${MACHINE_ARCH:Mmips*el*} != ""
|
|
AFLAGS += -EL
|
|
CFLAGS += -EL
|
|
LDFLAGS += -EL
|
|
. else
|
|
AFLAGS += -EB
|
|
CFLAGS += -EB
|
|
LDFLAGS += -EB
|
|
. endif
|
|
. if ${MACHINE_ARCH:Mmips64*} != ""
|
|
AFLAGS+= -mabi=64
|
|
CFLAGS+= -mabi=64
|
|
LDFLAGS+= -mabi=64
|
|
. elif ${MACHINE_ARCH:Mmipsn32*} != ""
|
|
AFLAGS+= -mabi=n32
|
|
CFLAGS+= -mabi=n32
|
|
LDFLAGS+= -mabi=n32
|
|
. else
|
|
AFLAGS+= -mabi=32
|
|
CFLAGS+= -mabi=32
|
|
LDFLAGS+= -mabi=32
|
|
. endif
|
|
. if ${MACHINE_ARCH:Mmips*hf}
|
|
CFLAGS += -mhard-float
|
|
. else
|
|
CFLAGS += -msoft-float
|
|
. endif
|
|
.endif
|
|
|
|
########## arm
|
|
.if ${MACHINE_CPUARCH} == "arm"
|
|
MACHINE_CPU += arm
|
|
. if ${MACHINE_ARCH:Marmv6*} != ""
|
|
MACHINE_CPU += armv6
|
|
. endif
|
|
# armv6 is a hybrid. It can use the softfp ABI, but doesn't emulate
|
|
# floating point in the general case, so don't define softfp for
|
|
# it at this time. arm and armeb are pure softfp, so define it
|
|
# for them.
|
|
. if ${MACHINE_ARCH:Marmv6*} == ""
|
|
MACHINE_CPU += softfp
|
|
. endif
|
|
# Normally armv6 is hard float ABI from FreeBSD 11 onwards. However
|
|
# when CPUTYPE has 'soft' in it, we use the soft-float ABI to allow
|
|
# building of soft-float ABI libraries. In this case, we have to
|
|
# add the -mfloat-abi=softfp to force that.
|
|
.if ${MACHINE_ARCH:Marmv6*} && defined(CPUTYPE) && ${CPUTYPE:M*soft*} != ""
|
|
# Needs to be CFLAGS not _CPUCFLAGS because it's needed for the ABI
|
|
# not a nice optimization.
|
|
CFLAGS += -mfloat-abi=softfp
|
|
.endif
|
|
.endif
|
|
|
|
.if ${MACHINE_ARCH} == "powerpcspe"
|
|
CFLAGS += -mcpu=8540 -Wa,-me500 -mspe=yes -mabi=spe -mfloat-gprs=double
|
|
.endif
|
|
|
|
.if ${MACHINE_CPUARCH} == "riscv"
|
|
.if ${TARGET_ARCH:Mriscv*sf}
|
|
CFLAGS += -march=rv64imac -mabi=lp64
|
|
ACFLAGS += -march=rv64imac -mabi=lp64
|
|
.else
|
|
CFLAGS += -march=rv64imafdc -mabi=lp64
|
|
ACFLAGS += -march=rv64imafdc -mabi=lp64
|
|
.endif
|
|
.endif
|
|
|
|
# NB: COPTFLAGS is handled in /usr/src/sys/conf/kern.pre.mk
|
|
|
|
.if !defined(NO_CPU_CFLAGS)
|
|
CFLAGS += ${_CPUCFLAGS}
|
|
.endif
|
|
|
|
#
|
|
# Prohibit the compiler from emitting SIMD instructions.
|
|
# These flags are added to CFLAGS in areas where the extra context-switch
|
|
# cost outweighs the advantages of SIMD instructions.
|
|
#
|
|
# gcc:
|
|
# Setting -mno-mmx implies -mno-3dnow
|
|
# Setting -mno-sse implies -mno-sse2, -mno-sse3, -mno-ssse3 and -mfpmath=387
|
|
#
|
|
# clang:
|
|
# Setting -mno-mmx implies -mno-3dnow and -mno-3dnowa
|
|
# Setting -mno-sse implies -mno-sse2, -mno-sse3, -mno-ssse3, -mno-sse41 and
|
|
# -mno-sse42
|
|
# (-mfpmath= is not supported)
|
|
#
|
|
.if ${MACHINE_CPUARCH} == "i386" || ${MACHINE_CPUARCH} == "amd64"
|
|
CFLAGS_NO_SIMD.clang= -mno-avx
|
|
CFLAGS_NO_SIMD= -mno-mmx -mno-sse
|
|
.endif
|
|
CFLAGS_NO_SIMD += ${CFLAGS_NO_SIMD.${COMPILER_TYPE}}
|
|
|
|
# Add in any architecture-specific CFLAGS.
|
|
# These come from make.conf or the command line or the environment.
|
|
CFLAGS += ${CFLAGS.${MACHINE_ARCH}}
|
|
CXXFLAGS += ${CXXFLAGS.${MACHINE_ARCH}}
|