Warner Losh 0f102020db Rearrange how we do interrupt routing tweaking. We now have
hw.pcic.intr_path	{1,2}	1 == ISA, 2 == PCI
	hw.pcic.init_route	Force TI chipset initializations in edge case.
2001-08-21 20:04:42 +00:00
..
2001-08-20 08:55:07 +00:00
2001-08-15 03:38:49 +00:00
2001-08-21 08:27:47 +00:00
2001-07-22 19:55:05 +00:00
2001-08-16 17:17:54 +00:00
2001-08-21 13:20:02 +00:00
2001-08-21 16:25:38 +00:00
2001-08-21 09:16:57 +00:00