936 lines
22 KiB
C
936 lines
22 KiB
C
/*-
|
|
* Copyright (c) 2003 Marcel Moolenaar
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/bus.h>
|
|
#include <sys/conf.h>
|
|
#include <machine/bus.h>
|
|
|
|
#include <dev/uart/uart.h>
|
|
#include <dev/uart/uart_cpu.h>
|
|
#include <dev/uart/uart_cpu_fdt.h>
|
|
#include <dev/uart/uart_bus.h>
|
|
|
|
#include <dev/ic/ns16550.h>
|
|
#include <arm/lpc/lpcreg.h>
|
|
|
|
#include "uart_if.h"
|
|
|
|
#define DEFAULT_RCLK (13 * 1000 * 1000)
|
|
|
|
static bus_space_handle_t bsh_clkpwr;
|
|
|
|
#define lpc_ns8250_get_clkreg(_bas, _reg) \
|
|
bus_space_read_4((_bas)->bst, bsh_clkpwr, (_reg))
|
|
#define lpc_ns8250_set_clkreg(_bas, _reg, _val) \
|
|
bus_space_write_4((_bas)->bst, bsh_clkpwr, (_reg), (_val))
|
|
|
|
/*
|
|
* Clear pending interrupts. THRE is cleared by reading IIR. Data
|
|
* that may have been received gets lost here.
|
|
*/
|
|
static void
|
|
lpc_ns8250_clrint(struct uart_bas *bas)
|
|
{
|
|
uint8_t iir, lsr;
|
|
|
|
iir = uart_getreg(bas, REG_IIR);
|
|
while ((iir & IIR_NOPEND) == 0) {
|
|
iir &= IIR_IMASK;
|
|
if (iir == IIR_RLS) {
|
|
lsr = uart_getreg(bas, REG_LSR);
|
|
if (lsr & (LSR_BI|LSR_FE|LSR_PE))
|
|
(void)uart_getreg(bas, REG_DATA);
|
|
} else if (iir == IIR_RXRDY || iir == IIR_RXTOUT)
|
|
(void)uart_getreg(bas, REG_DATA);
|
|
else if (iir == IIR_MLSC)
|
|
(void)uart_getreg(bas, REG_MSR);
|
|
uart_barrier(bas);
|
|
iir = uart_getreg(bas, REG_IIR);
|
|
}
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_delay(struct uart_bas *bas)
|
|
{
|
|
uint32_t uclk;
|
|
int x, y;
|
|
|
|
uclk = lpc_ns8250_get_clkreg(bas, LPC_CLKPWR_UART_U5CLK);
|
|
|
|
x = (uclk >> 8) & 0xff;
|
|
y = uclk & 0xff;
|
|
|
|
return (16000000 / (bas->rclk * x / y));
|
|
}
|
|
|
|
static void
|
|
lpc_ns8250_divisor(int rclk, int baudrate, int *x, int *y)
|
|
{
|
|
|
|
switch (baudrate) {
|
|
case 2400:
|
|
*x = 1;
|
|
*y = 255;
|
|
return;
|
|
case 4800:
|
|
*x = 1;
|
|
*y = 169;
|
|
return;
|
|
case 9600:
|
|
*x = 3;
|
|
*y = 254;
|
|
return;
|
|
case 19200:
|
|
*x = 3;
|
|
*y = 127;
|
|
return;
|
|
case 38400:
|
|
*x = 6;
|
|
*y = 127;
|
|
return;
|
|
case 57600:
|
|
*x = 9;
|
|
*y = 127;
|
|
return;
|
|
default:
|
|
case 115200:
|
|
*x = 19;
|
|
*y = 134;
|
|
return;
|
|
case 230400:
|
|
*x = 19;
|
|
*y = 67;
|
|
return;
|
|
case 460800:
|
|
*x = 38;
|
|
*y = 67;
|
|
return;
|
|
}
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_drain(struct uart_bas *bas, int what)
|
|
{
|
|
int delay, limit;
|
|
|
|
delay = lpc_ns8250_delay(bas);
|
|
|
|
if (what & UART_DRAIN_TRANSMITTER) {
|
|
/*
|
|
* Pick an arbitrary high limit to avoid getting stuck in
|
|
* an infinite loop when the hardware is broken. Make the
|
|
* limit high enough to handle large FIFOs.
|
|
*/
|
|
limit = 10*1024;
|
|
while ((uart_getreg(bas, REG_LSR) & LSR_TEMT) == 0 && --limit)
|
|
DELAY(delay);
|
|
if (limit == 0) {
|
|
/* printf("lpc_ns8250: transmitter appears stuck... "); */
|
|
return (EIO);
|
|
}
|
|
}
|
|
|
|
if (what & UART_DRAIN_RECEIVER) {
|
|
/*
|
|
* Pick an arbitrary high limit to avoid getting stuck in
|
|
* an infinite loop when the hardware is broken. Make the
|
|
* limit high enough to handle large FIFOs and integrated
|
|
* UARTs. The HP rx2600 for example has 3 UARTs on the
|
|
* management board that tend to get a lot of data send
|
|
* to it when the UART is first activated.
|
|
*/
|
|
limit=10*4096;
|
|
while ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) && --limit) {
|
|
(void)uart_getreg(bas, REG_DATA);
|
|
uart_barrier(bas);
|
|
DELAY(delay << 2);
|
|
}
|
|
if (limit == 0) {
|
|
/* printf("lpc_ns8250: receiver appears broken... "); */
|
|
return (EIO);
|
|
}
|
|
}
|
|
|
|
return (0);
|
|
}
|
|
|
|
/*
|
|
* We can only flush UARTs with FIFOs. UARTs without FIFOs should be
|
|
* drained. WARNING: this function clobbers the FIFO setting!
|
|
*/
|
|
static void
|
|
lpc_ns8250_flush(struct uart_bas *bas, int what)
|
|
{
|
|
uint8_t fcr;
|
|
|
|
fcr = FCR_ENABLE;
|
|
if (what & UART_FLUSH_TRANSMITTER)
|
|
fcr |= FCR_XMT_RST;
|
|
if (what & UART_FLUSH_RECEIVER)
|
|
fcr |= FCR_RCV_RST;
|
|
uart_setreg(bas, REG_FCR, fcr);
|
|
uart_barrier(bas);
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_param(struct uart_bas *bas, int baudrate, int databits, int stopbits,
|
|
int parity)
|
|
{
|
|
int xdiv, ydiv;
|
|
uint8_t lcr;
|
|
|
|
lcr = 0;
|
|
if (databits >= 8)
|
|
lcr |= LCR_8BITS;
|
|
else if (databits == 7)
|
|
lcr |= LCR_7BITS;
|
|
else if (databits == 6)
|
|
lcr |= LCR_6BITS;
|
|
else
|
|
lcr |= LCR_5BITS;
|
|
if (stopbits > 1)
|
|
lcr |= LCR_STOPB;
|
|
lcr |= parity << 3;
|
|
|
|
/* Set baudrate. */
|
|
if (baudrate > 0) {
|
|
uart_setreg(bas, REG_LCR, lcr | LCR_DLAB);
|
|
uart_barrier(bas);
|
|
uart_setreg(bas, REG_DLL, 0x00);
|
|
uart_setreg(bas, REG_DLH, 0x00);
|
|
uart_barrier(bas);
|
|
|
|
lpc_ns8250_divisor(bas->rclk, baudrate, &xdiv, &ydiv);
|
|
lpc_ns8250_set_clkreg(bas,
|
|
LPC_CLKPWR_UART_U5CLK,
|
|
LPC_CLKPWR_UART_UCLK_X(xdiv) |
|
|
LPC_CLKPWR_UART_UCLK_Y(ydiv));
|
|
}
|
|
|
|
/* Set LCR and clear DLAB. */
|
|
uart_setreg(bas, REG_LCR, lcr);
|
|
uart_barrier(bas);
|
|
return (0);
|
|
}
|
|
|
|
/*
|
|
* Low-level UART interface.
|
|
*/
|
|
static int lpc_ns8250_probe(struct uart_bas *bas);
|
|
static void lpc_ns8250_init(struct uart_bas *bas, int, int, int, int);
|
|
static void lpc_ns8250_term(struct uart_bas *bas);
|
|
static void lpc_ns8250_putc(struct uart_bas *bas, int);
|
|
static int lpc_ns8250_rxready(struct uart_bas *bas);
|
|
static int lpc_ns8250_getc(struct uart_bas *bas, struct mtx *);
|
|
|
|
static struct uart_ops uart_lpc_ns8250_ops = {
|
|
.probe = lpc_ns8250_probe,
|
|
.init = lpc_ns8250_init,
|
|
.term = lpc_ns8250_term,
|
|
.putc = lpc_ns8250_putc,
|
|
.rxready = lpc_ns8250_rxready,
|
|
.getc = lpc_ns8250_getc,
|
|
};
|
|
|
|
static int
|
|
lpc_ns8250_probe(struct uart_bas *bas)
|
|
{
|
|
#if 0
|
|
u_char val;
|
|
|
|
/* Check known 0 bits that don't depend on DLAB. */
|
|
val = uart_getreg(bas, REG_IIR);
|
|
if (val & 0x30)
|
|
return (ENXIO);
|
|
/*
|
|
* Bit 6 of the MCR (= 0x40) appears to be 1 for the Sun1699
|
|
* chip, but otherwise doesn't seem to have a function. In
|
|
* other words, uart(4) works regardless. Ignore that bit so
|
|
* the probe succeeds.
|
|
*/
|
|
val = uart_getreg(bas, REG_MCR);
|
|
if (val & 0xa0)
|
|
return (ENXIO);
|
|
#endif
|
|
return (0);
|
|
}
|
|
|
|
static void
|
|
lpc_ns8250_init(struct uart_bas *bas, int baudrate, int databits, int stopbits,
|
|
int parity)
|
|
{
|
|
u_char ier;
|
|
u_long clkmode;
|
|
|
|
/* Enable UART clock */
|
|
bus_space_map(bas->bst, LPC_CLKPWR_PHYS_BASE, LPC_CLKPWR_SIZE, 0,
|
|
&bsh_clkpwr);
|
|
clkmode = lpc_ns8250_get_clkreg(bas, LPC_UART_CLKMODE);
|
|
lpc_ns8250_set_clkreg(bas, LPC_UART_CLKMODE, clkmode |
|
|
LPC_UART_CLKMODE_UART5(1));
|
|
|
|
#if 0
|
|
/* Work around H/W bug */
|
|
uart_setreg(bas, REG_DATA, 0x00);
|
|
#endif
|
|
if (bas->rclk == 0)
|
|
bas->rclk = DEFAULT_RCLK;
|
|
lpc_ns8250_param(bas, baudrate, databits, stopbits, parity);
|
|
|
|
/* Disable all interrupt sources. */
|
|
/*
|
|
* We use 0xe0 instead of 0xf0 as the mask because the XScale PXA
|
|
* UARTs split the receive time-out interrupt bit out separately as
|
|
* 0x10. This gets handled by ier_mask and ier_rxbits below.
|
|
*/
|
|
ier = uart_getreg(bas, REG_IER) & 0xe0;
|
|
uart_setreg(bas, REG_IER, ier);
|
|
uart_barrier(bas);
|
|
|
|
/* Disable the FIFO (if present). */
|
|
uart_setreg(bas, REG_FCR, 0);
|
|
uart_barrier(bas);
|
|
|
|
/* Set RTS & DTR. */
|
|
uart_setreg(bas, REG_MCR, MCR_IE | MCR_RTS | MCR_DTR);
|
|
uart_barrier(bas);
|
|
|
|
lpc_ns8250_clrint(bas);
|
|
}
|
|
|
|
static void
|
|
lpc_ns8250_term(struct uart_bas *bas)
|
|
{
|
|
|
|
/* Clear RTS & DTR. */
|
|
uart_setreg(bas, REG_MCR, MCR_IE);
|
|
uart_barrier(bas);
|
|
}
|
|
|
|
static void
|
|
lpc_ns8250_putc(struct uart_bas *bas, int c)
|
|
{
|
|
int limit;
|
|
|
|
limit = 250000;
|
|
while ((uart_getreg(bas, REG_LSR) & LSR_THRE) == 0 && --limit)
|
|
DELAY(4);
|
|
uart_setreg(bas, REG_DATA, c);
|
|
uart_barrier(bas);
|
|
limit = 250000;
|
|
while ((uart_getreg(bas, REG_LSR) & LSR_TEMT) == 0 && --limit)
|
|
DELAY(4);
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_rxready(struct uart_bas *bas)
|
|
{
|
|
|
|
return ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) != 0 ? 1 : 0);
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_getc(struct uart_bas *bas, struct mtx *hwmtx)
|
|
{
|
|
int c;
|
|
|
|
uart_lock(hwmtx);
|
|
|
|
while ((uart_getreg(bas, REG_LSR) & LSR_RXRDY) == 0) {
|
|
uart_unlock(hwmtx);
|
|
DELAY(4);
|
|
uart_lock(hwmtx);
|
|
}
|
|
|
|
c = uart_getreg(bas, REG_DATA);
|
|
|
|
uart_unlock(hwmtx);
|
|
|
|
return (c);
|
|
}
|
|
|
|
/*
|
|
* High-level UART interface.
|
|
*/
|
|
struct lpc_ns8250_softc {
|
|
struct uart_softc base;
|
|
uint8_t fcr;
|
|
uint8_t ier;
|
|
uint8_t mcr;
|
|
|
|
uint8_t ier_mask;
|
|
uint8_t ier_rxbits;
|
|
};
|
|
|
|
static int lpc_ns8250_bus_attach(struct uart_softc *);
|
|
static int lpc_ns8250_bus_detach(struct uart_softc *);
|
|
static int lpc_ns8250_bus_flush(struct uart_softc *, int);
|
|
static int lpc_ns8250_bus_getsig(struct uart_softc *);
|
|
static int lpc_ns8250_bus_ioctl(struct uart_softc *, int, intptr_t);
|
|
static int lpc_ns8250_bus_ipend(struct uart_softc *);
|
|
static int lpc_ns8250_bus_param(struct uart_softc *, int, int, int, int);
|
|
static int lpc_ns8250_bus_probe(struct uart_softc *);
|
|
static int lpc_ns8250_bus_receive(struct uart_softc *);
|
|
static int lpc_ns8250_bus_setsig(struct uart_softc *, int);
|
|
static int lpc_ns8250_bus_transmit(struct uart_softc *);
|
|
static void lpc_ns8250_bus_grab(struct uart_softc *);
|
|
static void lpc_ns8250_bus_ungrab(struct uart_softc *);
|
|
|
|
static kobj_method_t lpc_ns8250_methods[] = {
|
|
KOBJMETHOD(uart_attach, lpc_ns8250_bus_attach),
|
|
KOBJMETHOD(uart_detach, lpc_ns8250_bus_detach),
|
|
KOBJMETHOD(uart_flush, lpc_ns8250_bus_flush),
|
|
KOBJMETHOD(uart_getsig, lpc_ns8250_bus_getsig),
|
|
KOBJMETHOD(uart_ioctl, lpc_ns8250_bus_ioctl),
|
|
KOBJMETHOD(uart_ipend, lpc_ns8250_bus_ipend),
|
|
KOBJMETHOD(uart_param, lpc_ns8250_bus_param),
|
|
KOBJMETHOD(uart_probe, lpc_ns8250_bus_probe),
|
|
KOBJMETHOD(uart_receive, lpc_ns8250_bus_receive),
|
|
KOBJMETHOD(uart_setsig, lpc_ns8250_bus_setsig),
|
|
KOBJMETHOD(uart_transmit, lpc_ns8250_bus_transmit),
|
|
KOBJMETHOD(uart_grab, lpc_ns8250_bus_grab),
|
|
KOBJMETHOD(uart_ungrab, lpc_ns8250_bus_ungrab),
|
|
{ 0, 0 }
|
|
};
|
|
|
|
static struct uart_class uart_lpc_class = {
|
|
"lpc_ns8250",
|
|
lpc_ns8250_methods,
|
|
sizeof(struct lpc_ns8250_softc),
|
|
.uc_ops = &uart_lpc_ns8250_ops,
|
|
.uc_range = 8,
|
|
.uc_rclk = DEFAULT_RCLK,
|
|
.uc_rshift = 0
|
|
};
|
|
|
|
static struct ofw_compat_data compat_data[] = {
|
|
{"lpc,uart", (uintptr_t)&uart_lpc_class},
|
|
{NULL, (uintptr_t)NULL},
|
|
};
|
|
UART_FDT_CLASS_AND_DEVICE(compat_data);
|
|
|
|
#define SIGCHG(c, i, s, d) \
|
|
if (c) { \
|
|
i |= (i & s) ? s : s | d; \
|
|
} else { \
|
|
i = (i & s) ? (i & ~s) | d : i; \
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_bus_attach(struct uart_softc *sc)
|
|
{
|
|
struct lpc_ns8250_softc *lpc_ns8250 = (struct lpc_ns8250_softc*)sc;
|
|
struct uart_bas *bas;
|
|
unsigned int ivar;
|
|
|
|
bas = &sc->sc_bas;
|
|
|
|
lpc_ns8250->mcr = uart_getreg(bas, REG_MCR);
|
|
lpc_ns8250->fcr = FCR_ENABLE | FCR_DMA;
|
|
if (!resource_int_value("uart", device_get_unit(sc->sc_dev), "flags",
|
|
&ivar)) {
|
|
if (UART_FLAGS_FCR_RX_LOW(ivar))
|
|
lpc_ns8250->fcr |= FCR_RX_LOW;
|
|
else if (UART_FLAGS_FCR_RX_MEDL(ivar))
|
|
lpc_ns8250->fcr |= FCR_RX_MEDL;
|
|
else if (UART_FLAGS_FCR_RX_HIGH(ivar))
|
|
lpc_ns8250->fcr |= FCR_RX_HIGH;
|
|
else
|
|
lpc_ns8250->fcr |= FCR_RX_MEDH;
|
|
} else
|
|
lpc_ns8250->fcr |= FCR_RX_HIGH;
|
|
|
|
/* Get IER mask */
|
|
ivar = 0xf0;
|
|
resource_int_value("uart", device_get_unit(sc->sc_dev), "ier_mask",
|
|
&ivar);
|
|
lpc_ns8250->ier_mask = (uint8_t)(ivar & 0xff);
|
|
|
|
/* Get IER RX interrupt bits */
|
|
ivar = IER_EMSC | IER_ERLS | IER_ERXRDY;
|
|
resource_int_value("uart", device_get_unit(sc->sc_dev), "ier_rxbits",
|
|
&ivar);
|
|
lpc_ns8250->ier_rxbits = (uint8_t)(ivar & 0xff);
|
|
|
|
uart_setreg(bas, REG_FCR, lpc_ns8250->fcr);
|
|
uart_barrier(bas);
|
|
lpc_ns8250_bus_flush(sc, UART_FLUSH_RECEIVER|UART_FLUSH_TRANSMITTER);
|
|
|
|
if (lpc_ns8250->mcr & MCR_DTR)
|
|
sc->sc_hwsig |= SER_DTR;
|
|
if (lpc_ns8250->mcr & MCR_RTS)
|
|
sc->sc_hwsig |= SER_RTS;
|
|
lpc_ns8250_bus_getsig(sc);
|
|
|
|
lpc_ns8250_clrint(bas);
|
|
lpc_ns8250->ier = uart_getreg(bas, REG_IER) & lpc_ns8250->ier_mask;
|
|
lpc_ns8250->ier |= lpc_ns8250->ier_rxbits;
|
|
uart_setreg(bas, REG_IER, lpc_ns8250->ier);
|
|
uart_barrier(bas);
|
|
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_bus_detach(struct uart_softc *sc)
|
|
{
|
|
struct lpc_ns8250_softc *lpc_ns8250;
|
|
struct uart_bas *bas;
|
|
u_char ier;
|
|
|
|
lpc_ns8250 = (struct lpc_ns8250_softc *)sc;
|
|
bas = &sc->sc_bas;
|
|
ier = uart_getreg(bas, REG_IER) & lpc_ns8250->ier_mask;
|
|
uart_setreg(bas, REG_IER, ier);
|
|
uart_barrier(bas);
|
|
lpc_ns8250_clrint(bas);
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_bus_flush(struct uart_softc *sc, int what)
|
|
{
|
|
struct lpc_ns8250_softc *lpc_ns8250 = (struct lpc_ns8250_softc*)sc;
|
|
struct uart_bas *bas;
|
|
int error;
|
|
|
|
bas = &sc->sc_bas;
|
|
uart_lock(sc->sc_hwmtx);
|
|
if (sc->sc_rxfifosz > 1) {
|
|
lpc_ns8250_flush(bas, what);
|
|
uart_setreg(bas, REG_FCR, lpc_ns8250->fcr);
|
|
uart_barrier(bas);
|
|
error = 0;
|
|
} else
|
|
error = lpc_ns8250_drain(bas, what);
|
|
uart_unlock(sc->sc_hwmtx);
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_bus_getsig(struct uart_softc *sc)
|
|
{
|
|
uint32_t new, old, sig;
|
|
uint8_t msr;
|
|
|
|
do {
|
|
old = sc->sc_hwsig;
|
|
sig = old;
|
|
uart_lock(sc->sc_hwmtx);
|
|
msr = uart_getreg(&sc->sc_bas, REG_MSR);
|
|
uart_unlock(sc->sc_hwmtx);
|
|
SIGCHG(msr & MSR_DSR, sig, SER_DSR, SER_DDSR);
|
|
SIGCHG(msr & MSR_CTS, sig, SER_CTS, SER_DCTS);
|
|
SIGCHG(msr & MSR_DCD, sig, SER_DCD, SER_DDCD);
|
|
SIGCHG(msr & MSR_RI, sig, SER_RI, SER_DRI);
|
|
new = sig & ~SER_MASK_DELTA;
|
|
} while (!atomic_cmpset_32(&sc->sc_hwsig, old, new));
|
|
return (sig);
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_bus_ioctl(struct uart_softc *sc, int request, intptr_t data)
|
|
{
|
|
struct uart_bas *bas;
|
|
int baudrate, divisor, error;
|
|
uint8_t efr, lcr;
|
|
|
|
bas = &sc->sc_bas;
|
|
error = 0;
|
|
uart_lock(sc->sc_hwmtx);
|
|
switch (request) {
|
|
case UART_IOCTL_BREAK:
|
|
lcr = uart_getreg(bas, REG_LCR);
|
|
if (data)
|
|
lcr |= LCR_SBREAK;
|
|
else
|
|
lcr &= ~LCR_SBREAK;
|
|
uart_setreg(bas, REG_LCR, lcr);
|
|
uart_barrier(bas);
|
|
break;
|
|
case UART_IOCTL_IFLOW:
|
|
lcr = uart_getreg(bas, REG_LCR);
|
|
uart_barrier(bas);
|
|
uart_setreg(bas, REG_LCR, 0xbf);
|
|
uart_barrier(bas);
|
|
efr = uart_getreg(bas, REG_EFR);
|
|
if (data)
|
|
efr |= EFR_RTS;
|
|
else
|
|
efr &= ~EFR_RTS;
|
|
uart_setreg(bas, REG_EFR, efr);
|
|
uart_barrier(bas);
|
|
uart_setreg(bas, REG_LCR, lcr);
|
|
uart_barrier(bas);
|
|
break;
|
|
case UART_IOCTL_OFLOW:
|
|
lcr = uart_getreg(bas, REG_LCR);
|
|
uart_barrier(bas);
|
|
uart_setreg(bas, REG_LCR, 0xbf);
|
|
uart_barrier(bas);
|
|
efr = uart_getreg(bas, REG_EFR);
|
|
if (data)
|
|
efr |= EFR_CTS;
|
|
else
|
|
efr &= ~EFR_CTS;
|
|
uart_setreg(bas, REG_EFR, efr);
|
|
uart_barrier(bas);
|
|
uart_setreg(bas, REG_LCR, lcr);
|
|
uart_barrier(bas);
|
|
break;
|
|
case UART_IOCTL_BAUD:
|
|
lcr = uart_getreg(bas, REG_LCR);
|
|
uart_setreg(bas, REG_LCR, lcr | LCR_DLAB);
|
|
uart_barrier(bas);
|
|
divisor = uart_getreg(bas, REG_DLL) |
|
|
(uart_getreg(bas, REG_DLH) << 8);
|
|
uart_barrier(bas);
|
|
uart_setreg(bas, REG_LCR, lcr);
|
|
uart_barrier(bas);
|
|
baudrate = (divisor > 0) ? bas->rclk / divisor / 16 : 0;
|
|
if (baudrate > 0)
|
|
*(int*)data = baudrate;
|
|
else
|
|
error = ENXIO;
|
|
break;
|
|
default:
|
|
error = EINVAL;
|
|
break;
|
|
}
|
|
uart_unlock(sc->sc_hwmtx);
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_bus_ipend(struct uart_softc *sc)
|
|
{
|
|
struct uart_bas *bas;
|
|
struct lpc_ns8250_softc *lpc_ns8250;
|
|
int ipend;
|
|
uint8_t iir, lsr;
|
|
|
|
lpc_ns8250 = (struct lpc_ns8250_softc *)sc;
|
|
bas = &sc->sc_bas;
|
|
uart_lock(sc->sc_hwmtx);
|
|
iir = uart_getreg(bas, REG_IIR);
|
|
if (iir & IIR_NOPEND) {
|
|
uart_unlock(sc->sc_hwmtx);
|
|
return (0);
|
|
}
|
|
ipend = 0;
|
|
if (iir & IIR_RXRDY) {
|
|
lsr = uart_getreg(bas, REG_LSR);
|
|
if (lsr & LSR_OE)
|
|
ipend |= SER_INT_OVERRUN;
|
|
if (lsr & LSR_BI)
|
|
ipend |= SER_INT_BREAK;
|
|
if (lsr & LSR_RXRDY)
|
|
ipend |= SER_INT_RXREADY;
|
|
} else {
|
|
if (iir & IIR_TXRDY) {
|
|
ipend |= SER_INT_TXIDLE;
|
|
uart_setreg(bas, REG_IER, lpc_ns8250->ier);
|
|
uart_barrier(bas);
|
|
} else
|
|
ipend |= SER_INT_SIGCHG;
|
|
}
|
|
if (ipend == 0)
|
|
lpc_ns8250_clrint(bas);
|
|
uart_unlock(sc->sc_hwmtx);
|
|
return (ipend);
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_bus_param(struct uart_softc *sc, int baudrate, int databits,
|
|
int stopbits, int parity)
|
|
{
|
|
struct uart_bas *bas;
|
|
int error;
|
|
|
|
bas = &sc->sc_bas;
|
|
uart_lock(sc->sc_hwmtx);
|
|
error = lpc_ns8250_param(bas, baudrate, databits, stopbits, parity);
|
|
uart_unlock(sc->sc_hwmtx);
|
|
return (error);
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_bus_probe(struct uart_softc *sc)
|
|
{
|
|
struct lpc_ns8250_softc *lpc_ns8250;
|
|
struct uart_bas *bas;
|
|
int count, delay, error, limit;
|
|
uint8_t lsr, mcr, ier;
|
|
|
|
lpc_ns8250 = (struct lpc_ns8250_softc *)sc;
|
|
bas = &sc->sc_bas;
|
|
|
|
error = lpc_ns8250_probe(bas);
|
|
if (error)
|
|
return (error);
|
|
|
|
mcr = MCR_IE;
|
|
if (sc->sc_sysdev == NULL) {
|
|
/* By using lpc_ns8250_init() we also set DTR and RTS. */
|
|
lpc_ns8250_init(bas, 115200, 8, 1, UART_PARITY_NONE);
|
|
} else
|
|
mcr |= MCR_DTR | MCR_RTS;
|
|
|
|
error = lpc_ns8250_drain(bas, UART_DRAIN_TRANSMITTER);
|
|
if (error)
|
|
return (error);
|
|
|
|
/*
|
|
* Set loopback mode. This avoids having garbage on the wire and
|
|
* also allows us send and receive data. We set DTR and RTS to
|
|
* avoid the possibility that automatic flow-control prevents
|
|
* any data from being sent.
|
|
*/
|
|
uart_setreg(bas, REG_MCR, MCR_LOOPBACK | MCR_IE | MCR_DTR | MCR_RTS);
|
|
uart_barrier(bas);
|
|
|
|
/*
|
|
* Enable FIFOs. And check that the UART has them. If not, we're
|
|
* done. Since this is the first time we enable the FIFOs, we reset
|
|
* them.
|
|
*/
|
|
uart_setreg(bas, REG_FCR, FCR_ENABLE);
|
|
uart_barrier(bas);
|
|
if (!(uart_getreg(bas, REG_IIR) & IIR_FIFO_MASK)) {
|
|
/*
|
|
* NS16450 or INS8250. We don't bother to differentiate
|
|
* between them. They're too old to be interesting.
|
|
*/
|
|
uart_setreg(bas, REG_MCR, mcr);
|
|
uart_barrier(bas);
|
|
sc->sc_rxfifosz = sc->sc_txfifosz = 1;
|
|
device_set_desc(sc->sc_dev, "8250 or 16450 or compatible");
|
|
return (0);
|
|
}
|
|
|
|
uart_setreg(bas, REG_FCR, FCR_ENABLE | FCR_XMT_RST | FCR_RCV_RST);
|
|
uart_barrier(bas);
|
|
|
|
count = 0;
|
|
delay = lpc_ns8250_delay(bas);
|
|
|
|
/* We have FIFOs. Drain the transmitter and receiver. */
|
|
error = lpc_ns8250_drain(bas, UART_DRAIN_RECEIVER|UART_DRAIN_TRANSMITTER);
|
|
if (error) {
|
|
uart_setreg(bas, REG_MCR, mcr);
|
|
uart_setreg(bas, REG_FCR, 0);
|
|
uart_barrier(bas);
|
|
goto done;
|
|
}
|
|
|
|
/*
|
|
* We should have a sufficiently clean "pipe" to determine the
|
|
* size of the FIFOs. We send as much characters as is reasonable
|
|
* and wait for the overflow bit in the LSR register to be
|
|
* asserted, counting the characters as we send them. Based on
|
|
* that count we know the FIFO size.
|
|
*/
|
|
do {
|
|
uart_setreg(bas, REG_DATA, 0);
|
|
uart_barrier(bas);
|
|
count++;
|
|
|
|
limit = 30;
|
|
lsr = 0;
|
|
/*
|
|
* LSR bits are cleared upon read, so we must accumulate
|
|
* them to be able to test LSR_OE below.
|
|
*/
|
|
while (((lsr |= uart_getreg(bas, REG_LSR)) & LSR_TEMT) == 0 &&
|
|
--limit)
|
|
DELAY(delay);
|
|
if (limit == 0) {
|
|
ier = uart_getreg(bas, REG_IER) & lpc_ns8250->ier_mask;
|
|
uart_setreg(bas, REG_IER, ier);
|
|
uart_setreg(bas, REG_MCR, mcr);
|
|
uart_setreg(bas, REG_FCR, 0);
|
|
uart_barrier(bas);
|
|
count = 0;
|
|
goto done;
|
|
}
|
|
} while ((lsr & LSR_OE) == 0 && count < 130);
|
|
count--;
|
|
|
|
uart_setreg(bas, REG_MCR, mcr);
|
|
|
|
/* Reset FIFOs. */
|
|
lpc_ns8250_flush(bas, UART_FLUSH_RECEIVER|UART_FLUSH_TRANSMITTER);
|
|
|
|
done:
|
|
sc->sc_rxfifosz = 64;
|
|
device_set_desc(sc->sc_dev, "LPC32x0 UART with FIFOs");
|
|
|
|
/*
|
|
* Force the Tx FIFO size to 16 bytes for now. We don't program the
|
|
* Tx trigger. Also, we assume that all data has been sent when the
|
|
* interrupt happens.
|
|
*/
|
|
sc->sc_txfifosz = 16;
|
|
|
|
#if 0
|
|
/*
|
|
* XXX there are some issues related to hardware flow control and
|
|
* it's likely that uart(4) is the cause. This basicly needs more
|
|
* investigation, but we avoid using for hardware flow control
|
|
* until then.
|
|
*/
|
|
/* 16650s or higher have automatic flow control. */
|
|
if (sc->sc_rxfifosz > 16) {
|
|
sc->sc_hwiflow = 1;
|
|
sc->sc_hwoflow = 1;
|
|
}
|
|
#endif
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_bus_receive(struct uart_softc *sc)
|
|
{
|
|
struct uart_bas *bas;
|
|
int xc;
|
|
uint8_t lsr;
|
|
|
|
bas = &sc->sc_bas;
|
|
uart_lock(sc->sc_hwmtx);
|
|
lsr = uart_getreg(bas, REG_LSR);
|
|
while (lsr & LSR_RXRDY) {
|
|
if (uart_rx_full(sc)) {
|
|
sc->sc_rxbuf[sc->sc_rxput] = UART_STAT_OVERRUN;
|
|
break;
|
|
}
|
|
xc = uart_getreg(bas, REG_DATA);
|
|
if (lsr & LSR_FE)
|
|
xc |= UART_STAT_FRAMERR;
|
|
if (lsr & LSR_PE)
|
|
xc |= UART_STAT_PARERR;
|
|
uart_rx_put(sc, xc);
|
|
lsr = uart_getreg(bas, REG_LSR);
|
|
}
|
|
/* Discard everything left in the Rx FIFO. */
|
|
while (lsr & LSR_RXRDY) {
|
|
(void)uart_getreg(bas, REG_DATA);
|
|
uart_barrier(bas);
|
|
lsr = uart_getreg(bas, REG_LSR);
|
|
}
|
|
uart_unlock(sc->sc_hwmtx);
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_bus_setsig(struct uart_softc *sc, int sig)
|
|
{
|
|
struct lpc_ns8250_softc *lpc_ns8250 = (struct lpc_ns8250_softc*)sc;
|
|
struct uart_bas *bas;
|
|
uint32_t new, old;
|
|
|
|
bas = &sc->sc_bas;
|
|
do {
|
|
old = sc->sc_hwsig;
|
|
new = old;
|
|
if (sig & SER_DDTR) {
|
|
SIGCHG(sig & SER_DTR, new, SER_DTR,
|
|
SER_DDTR);
|
|
}
|
|
if (sig & SER_DRTS) {
|
|
SIGCHG(sig & SER_RTS, new, SER_RTS,
|
|
SER_DRTS);
|
|
}
|
|
} while (!atomic_cmpset_32(&sc->sc_hwsig, old, new));
|
|
uart_lock(sc->sc_hwmtx);
|
|
lpc_ns8250->mcr &= ~(MCR_DTR|MCR_RTS);
|
|
if (new & SER_DTR)
|
|
lpc_ns8250->mcr |= MCR_DTR;
|
|
if (new & SER_RTS)
|
|
lpc_ns8250->mcr |= MCR_RTS;
|
|
uart_setreg(bas, REG_MCR, lpc_ns8250->mcr);
|
|
uart_barrier(bas);
|
|
uart_unlock(sc->sc_hwmtx);
|
|
return (0);
|
|
}
|
|
|
|
static int
|
|
lpc_ns8250_bus_transmit(struct uart_softc *sc)
|
|
{
|
|
struct lpc_ns8250_softc *lpc_ns8250 = (struct lpc_ns8250_softc*)sc;
|
|
struct uart_bas *bas;
|
|
int i;
|
|
|
|
bas = &sc->sc_bas;
|
|
uart_lock(sc->sc_hwmtx);
|
|
while ((uart_getreg(bas, REG_LSR) & LSR_THRE) == 0)
|
|
;
|
|
for (i = 0; i < sc->sc_txdatasz; i++) {
|
|
uart_setreg(bas, REG_DATA, sc->sc_txbuf[i]);
|
|
uart_barrier(bas);
|
|
}
|
|
uart_setreg(bas, REG_IER, lpc_ns8250->ier | IER_ETXRDY);
|
|
uart_barrier(bas);
|
|
sc->sc_txbusy = 1;
|
|
uart_unlock(sc->sc_hwmtx);
|
|
return (0);
|
|
}
|
|
|
|
void
|
|
lpc_ns8250_bus_grab(struct uart_softc *sc)
|
|
{
|
|
struct uart_bas *bas = &sc->sc_bas;
|
|
|
|
/*
|
|
* turn off all interrupts to enter polling mode. Leave the
|
|
* saved mask alone. We'll restore whatever it was in ungrab.
|
|
* All pending interupt signals are reset when IER is set to 0.
|
|
*/
|
|
uart_lock(sc->sc_hwmtx);
|
|
uart_setreg(bas, REG_IER, 0);
|
|
uart_barrier(bas);
|
|
uart_unlock(sc->sc_hwmtx);
|
|
}
|
|
|
|
void
|
|
lpc_ns8250_bus_ungrab(struct uart_softc *sc)
|
|
{
|
|
struct lpc_ns8250_softc *lpc_ns8250 = (struct lpc_ns8250_softc*)sc;
|
|
struct uart_bas *bas = &sc->sc_bas;
|
|
|
|
/*
|
|
* Restore previous interrupt mask
|
|
*/
|
|
uart_lock(sc->sc_hwmtx);
|
|
uart_setreg(bas, REG_IER, lpc_ns8250->ier);
|
|
uart_barrier(bas);
|
|
uart_unlock(sc->sc_hwmtx);
|
|
}
|