718cf2ccb9
Mainly focus on files that use BSD 2-Clause license, however the tool I was using misidentified many licenses so this was mostly a manual - error prone - task. The Software Package Data Exchange (SPDX) group provides a specification to make it easier for automated tools to detect and summarize well known opensource licenses. We are gradually adopting the specification, noting that the tags are considered only advisory and do not, in any way, superceed or replace the license texts.
438 lines
16 KiB
C
438 lines
16 KiB
C
/* $NetBSD: i82365reg.h,v 1.3 1998/12/20 17:53:28 nathanw Exp $ */
|
|
/* $FreeBSD$ */
|
|
|
|
/*-
|
|
* SPDX-License-Identifier: BSD-4-Clause AND BSD-2-Clause-FreeBSD
|
|
*
|
|
* Copyright (c) 2002 M Warner Losh. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* This software may be derived from NetBSD i82365.c and other files with
|
|
* the following copyright:
|
|
*
|
|
* Copyright (c) 1997 Marc Horowitz. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by Marc Horowitz.
|
|
* 4. The name of the author may not be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef _SYS_DEV_EXCA_EXCAREG_H
|
|
#define _SYS_DEV_EXCA_EXCAREG_H
|
|
|
|
/*
|
|
* All information is from the intel 82365sl PC Card Interface Controller
|
|
* (PCIC) data sheet, marked "preliminary". Order number 290423-002, January
|
|
* 1993.
|
|
*/
|
|
|
|
#define EXCA_IOSIZE 2
|
|
|
|
#define EXCA_REG_INDEX 0
|
|
#define EXCA_REG_DATA 1
|
|
|
|
#define EXCA_NSLOTS 4 /* 2 in 2 chips */
|
|
|
|
/*
|
|
* I/o ports
|
|
*/
|
|
#define EXCA_INDEX0 0x3e0
|
|
|
|
/*
|
|
* The PCIC allows two chips to share the same address. In order not to run
|
|
* afoul of the bsd device model, this driver will treat those chips as
|
|
* the same device.
|
|
*/
|
|
|
|
#define EXCA_CHIP0_BASE 0x00
|
|
#define EXCA_CHIP1_BASE 0x80
|
|
|
|
/* Each PCIC chip can drive two sockets */
|
|
|
|
#define EXCA_SOCKET_SIZE 0x40
|
|
#define EXCA_SOCKETA_INDEX 0x00
|
|
#define EXCA_SOCKETB_INDEX EXCA_SOCKET_SIZE
|
|
|
|
/* general setup registers */
|
|
|
|
#define EXCA_IDENT 0x00 /* RO */
|
|
#define EXCA_IDENT_IFTYPE_MASK 0xC0
|
|
#define EXCA_IDENT_IFTYPE_IO_ONLY 0x00
|
|
#define EXCA_IDENT_IFTYPE_MEM_ONLY 0x40
|
|
#define EXCA_IDENT_IFTYPE_MEM_AND_IO 0x80
|
|
#define EXCA_IDENT_IFTYPE_RESERVED 0xC0
|
|
#define EXCA_IDENT_ZERO 0x30
|
|
#define EXCA_IDENT_REV_MASK 0x0F
|
|
#define EXCA_IDENT_REV_I82365SLR0 0x02 /* step a/b */
|
|
#define EXCA_IDENT_REV_I82365SLR1 0x03 /* step c */
|
|
#define EXCA_IDENT_REV_I82365SLDF 0x04 /* step df */
|
|
#define EXCA_IDENT_REV_IBM1 0x08 /* ibm clone */
|
|
#define EXCA_IDENT_REV_IBM2 0x09 /* ibm clone */
|
|
#define EXCA_IDENT_REV_IBM_KING 0x0a /* ibm king */
|
|
|
|
#define EXCA_IF_STATUS 0x01 /* RO */
|
|
#define EXCA_IF_STATUS_GPI 0x80 /* General Purpose Input */
|
|
#define EXCA_IF_STATUS_POWERACTIVE 0x40
|
|
#define EXCA_IF_STATUS_READY 0x20 /* really READY/!BUSY */
|
|
#define EXCA_IF_STATUS_MEM_WP 0x10
|
|
#define EXCA_IF_STATUS_CARDDETECT_MASK 0x0C
|
|
#define EXCA_IF_STATUS_CARDDETECT_PRESENT 0x0C
|
|
#define EXCA_IF_STATUS_BATTERY_MASK 0x03
|
|
#define EXCA_IF_STATUS_BATTERY_DEAD1 0x00
|
|
#define EXCA_IF_STATUS_BATTERY_DEAD2 0x01
|
|
#define EXCA_IF_STATUS_BATTERY_WARNING 0x02
|
|
#define EXCA_IF_STATUS_BATTERY_GOOD 0x03
|
|
|
|
#define EXCA_PWRCTL 0x02 /* RW */
|
|
#define EXCA_PWRCTL_OE 0x80 /* output enable */
|
|
#define EXCA_PWRCTL_DISABLE_RESETDRV 0x40
|
|
#define EXCA_PWRCTL_AUTOSWITCH_ENABLE 0x20
|
|
#define EXCA_PWRCTL_PWR_ENABLE 0x10
|
|
#define EXCA_PWRCTL_VPP2_MASK 0x0C
|
|
/* XXX these are a little unclear from the data sheet */
|
|
#define EXCA_PWRCTL_VPP2_RESERVED 0x0C
|
|
#define EXCA_PWRCTL_VPP2_EN1 0x08
|
|
#define EXCA_PWRCTL_VPP2_EN0 0x04
|
|
#define EXCA_PWRCTL_VPP2_ENX 0x00
|
|
#define EXCA_PWRCTL_VPP1_MASK 0x03
|
|
/* XXX these are a little unclear from the data sheet */
|
|
#define EXCA_PWRCTL_VPP1_RESERVED 0x03
|
|
#define EXCA_PWRCTL_VPP1_EN1 0x02
|
|
#define EXCA_PWRCTL_VPP1_EN0 0x01
|
|
#define EXCA_PWRCTL_VPP1_ENX 0x00
|
|
|
|
#define EXCA_CSC 0x04 /* RW */
|
|
#define EXCA_CSC_ZERO 0xE0
|
|
#define EXCA_CSC_GPI 0x10
|
|
#define EXCA_CSC_CD 0x08 /* Card Detect Change */
|
|
#define EXCA_CSC_READY 0x04
|
|
#define EXCA_CSC_BATTWARN 0x02
|
|
#define EXCA_CSC_BATTDEAD 0x01 /* for memory cards */
|
|
#define EXCA_CSC_RI 0x01 /* for i/o cards */
|
|
|
|
#define EXCA_ADDRWIN_ENABLE 0x06 /* RW */
|
|
#define EXCA_ADDRWIN_ENABLE_IO1 0x80
|
|
#define EXCA_ADDRWIN_ENABLE_IO0 0x40
|
|
#define EXCA_ADDRWIN_ENABLE_MEMCS16 0x20 /* rtfds if you care */
|
|
#define EXCA_ADDRWIN_ENABLE_MEM4 0x10
|
|
#define EXCA_ADDRWIN_ENABLE_MEM3 0x08
|
|
#define EXCA_ADDRWIN_ENABLE_MEM2 0x04
|
|
#define EXCA_ADDRWIN_ENABLE_MEM1 0x02
|
|
#define EXCA_ADDRWIN_ENABLE_MEM0 0x01
|
|
|
|
#define EXCA_CARD_DETECT 0x16 /* RW */
|
|
#define EXCA_CARD_DETECT_RESERVED 0xC0
|
|
#define EXCA_CARD_DETECT_SW_INTR 0x20
|
|
#define EXCA_CARD_DETECT_RESUME_ENABLE 0x10
|
|
#define EXCA_CARD_DETECT_GPI_TRANSCTL 0x08
|
|
#define EXCA_CARD_DETECT_GPI_ENABLE 0x04
|
|
#define EXCA_CARD_DETECT_CFGRST_ENABLE 0x02
|
|
#define EXCA_CARD_DETECT_MEMDLY_INHIBIT 0x01
|
|
|
|
/* interrupt registers */
|
|
|
|
#define EXCA_INTR 0x03 /* RW */
|
|
#define EXCA_INTR_RI_ENABLE 0x80
|
|
#define EXCA_INTR_RESET 0x40 /* active low (zero) */
|
|
#define EXCA_INTR_CARDTYPE_MASK 0x20
|
|
#define EXCA_INTR_CARDTYPE_IO 0x20
|
|
#define EXCA_INTR_CARDTYPE_MEM 0x00
|
|
#define EXCA_INTR_ENABLE 0x10
|
|
#define EXCA_INTR_IRQ_MASK 0x0F
|
|
#define EXCA_INTR_IRQ_SHIFT 0
|
|
#define EXCA_INTR_IRQ_NONE 0x00
|
|
#define EXCA_INTR_IRQ_RESERVED1 0x01
|
|
#define EXCA_INTR_IRQ_RESERVED2 0x02
|
|
#define EXCA_INTR_IRQ3 0x03
|
|
#define EXCA_INTR_IRQ4 0x04
|
|
#define EXCA_INTR_IRQ5 0x05
|
|
#define EXCA_INTR_IRQ_RESERVED6 0x06
|
|
#define EXCA_INTR_IRQ7 0x07
|
|
#define EXCA_INTR_IRQ_RESERVED8 0x08
|
|
#define EXCA_INTR_IRQ9 0x09
|
|
#define EXCA_INTR_IRQ10 0x0A
|
|
#define EXCA_INTR_IRQ11 0x0B
|
|
#define EXCA_INTR_IRQ12 0x0C
|
|
#define EXCA_INTR_IRQ_RESERVED13 0x0D
|
|
#define EXCA_INTR_IRQ14 0x0E
|
|
#define EXCA_INTR_IRQ15 0x0F
|
|
|
|
#define EXCA_INTR_IRQ_VALIDMASK 0xDEB8 /* 1101 1110 1011 1000 */
|
|
|
|
#define EXCA_CSC_INTR 0x05 /* RW */
|
|
#define EXCA_CSC_INTR_IRQ_MASK 0xF0
|
|
#define EXCA_CSC_INTR_IRQ_SHIFT 4
|
|
#define EXCA_CSC_INTR_IRQ_NONE 0x00
|
|
#define EXCA_CSC_INTR_IRQ_RESERVED1 0x10
|
|
#define EXCA_CSC_INTR_IRQ_RESERVED2 0x20
|
|
#define EXCA_CSC_INTR_IRQ3 0x30
|
|
#define EXCA_CSC_INTR_IRQ4 0x40
|
|
#define EXCA_CSC_INTR_IRQ5 0x50
|
|
#define EXCA_CSC_INTR_IRQ_RESERVED6 0x60
|
|
#define EXCA_CSC_INTR_IRQ7 0x70
|
|
#define EXCA_CSC_INTR_IRQ_RESERVED8 0x80
|
|
#define EXCA_CSC_INTR_IRQ9 0x90
|
|
#define EXCA_CSC_INTR_IRQ10 0xA0
|
|
#define EXCA_CSC_INTR_IRQ11 0xB0
|
|
#define EXCA_CSC_INTR_IRQ12 0xC0
|
|
#define EXCA_CSC_INTR_IRQ_RESERVED13 0xD0
|
|
#define EXCA_CSC_INTR_IRQ14 0xE0
|
|
#define EXCA_CSC_INTR_IRQ15 0xF0
|
|
#define EXCA_CSC_INTR_CD_ENABLE 0x08
|
|
#define EXCA_CSC_INTR_READY_ENABLE 0x04
|
|
#define EXCA_CSC_INTR_BATTWARN_ENABLE 0x02
|
|
#define EXCA_CSC_INTR_BATTDEAD_ENABLE 0x01 /* for memory cards */
|
|
#define EXCA_CSC_INTR_RI_ENABLE 0x01 /* for I/O cards */
|
|
|
|
#define EXCA_CSC_INTR_IRQ_VALIDMASK 0xDEB8 /* 1101 1110 1011 1000 */
|
|
|
|
/* I/O registers */
|
|
|
|
#define EXCA_IO_WINS 2
|
|
|
|
#define EXCA_IOCTL 0x07 /* RW */
|
|
#define EXCA_IOCTL_IO1_WAITSTATE 0x80
|
|
#define EXCA_IOCTL_IO1_ZEROWAIT 0x40
|
|
#define EXCA_IOCTL_IO1_IOCS16SRC_MASK 0x20
|
|
#define EXCA_IOCTL_IO1_IOCS16SRC_CARD 0x20
|
|
#define EXCA_IOCTL_IO1_IOCS16SRC_DATASIZE 0x00
|
|
#define EXCA_IOCTL_IO1_DATASIZE_MASK 0x10
|
|
#define EXCA_IOCTL_IO1_DATASIZE_16BIT 0x10
|
|
#define EXCA_IOCTL_IO1_DATASIZE_8BIT 0x00
|
|
#define EXCA_IOCTL_IO0_WAITSTATE 0x08
|
|
#define EXCA_IOCTL_IO0_ZEROWAIT 0x04
|
|
#define EXCA_IOCTL_IO0_IOCS16SRC_MASK 0x02
|
|
#define EXCA_IOCTL_IO0_IOCS16SRC_CARD 0x02
|
|
#define EXCA_IOCTL_IO0_IOCS16SRC_DATASIZE 0x00
|
|
#define EXCA_IOCTL_IO0_DATASIZE_MASK 0x01
|
|
#define EXCA_IOCTL_IO0_DATASIZE_16BIT 0x01
|
|
#define EXCA_IOCTL_IO0_DATASIZE_8BIT 0x00
|
|
|
|
#define EXCA_IOADDR0_START_LSB 0x08
|
|
#define EXCA_IOADDR0_START_MSB 0x09
|
|
#define EXCA_IOADDR0_STOP_LSB 0x0A
|
|
#define EXCA_IOADDR0_STOP_MSB 0x0B
|
|
#define EXCA_IOADDR1_START_LSB 0x0C
|
|
#define EXCA_IOADDR1_START_MSB 0x0D
|
|
#define EXCA_IOADDR1_STOP_LSB 0x0E
|
|
#define EXCA_IOADDR1_STOP_MSB 0x0F
|
|
|
|
/* memory registers */
|
|
|
|
/*
|
|
* memory window addresses refer to bits A23-A12 of the ISA system memory
|
|
* address. This is a shift of 12 bits. The LSB contains A19-A12, and the
|
|
* MSB contains A23-A20, plus some other bits.
|
|
*/
|
|
|
|
#define EXCA_MEM_WINS 5
|
|
|
|
#define EXCA_MEM_SHIFT 12
|
|
#define EXCA_MEM_PAGESIZE (1<<EXCA_MEM_SHIFT)
|
|
|
|
#define EXCA_SYSMEM_ADDRX_SHIFT EXCA_MEM_SHIFT
|
|
#define EXCA_SYSMEM_ADDRX_START_MSB_DATASIZE_MASK 0x80
|
|
#define EXCA_SYSMEM_ADDRX_START_MSB_DATASIZE_16BIT 0x80
|
|
#define EXCA_SYSMEM_ADDRX_START_MSB_DATASIZE_8BIT 0x00
|
|
#define EXCA_SYSMEM_ADDRX_START_MSB_ZEROWAIT 0x40
|
|
#define EXCA_SYSMEM_ADDRX_START_MSB_SCRATCH_MASK 0x30
|
|
#define EXCA_SYSMEM_ADDRX_START_MSB_ADDR_MASK 0x0F
|
|
|
|
#define EXCA_SYSMEM_ADDRX_STOP_MSB_WAIT_MASK 0xC0
|
|
#define EXCA_SYSMEM_ADDRX_STOP_MSB_WAIT0 0x00
|
|
#define EXCA_SYSMEM_ADDRX_STOP_MSB_WAIT1 0x40
|
|
#define EXCA_SYSMEM_ADDRX_STOP_MSB_WAIT2 0x80
|
|
#define EXCA_SYSMEM_ADDRX_STOP_MSB_WAIT3 0xC0
|
|
#define EXCA_SYSMEM_ADDRX_STOP_MSB_ADDR_MASK 0x0F
|
|
|
|
/*
|
|
* The card side of a memory mapping consists of bits A19-A12 of the card
|
|
* memory address in the LSB, and A25-A20 plus some other bits in the MSB.
|
|
* Again, the shift is 12 bits.
|
|
*/
|
|
|
|
#define EXCA_CARDMEM_ADDRX_SHIFT EXCA_MEM_SHIFT
|
|
#define EXCA_CARDMEM_ADDRX_MSB_WP 0x80
|
|
#define EXCA_CARDMEM_ADDRX_MSB_REGACTIVE_MASK 0x40
|
|
#define EXCA_CARDMEM_ADDRX_MSB_REGACTIVE_ATTR 0x40
|
|
#define EXCA_CARDMEM_ADDRX_MSB_REGACTIVE_COMMON 0x00
|
|
#define EXCA_CARDMEM_ADDRX_MSB_ADDR_MASK 0x3F
|
|
|
|
#define EXCA_SYSMEM_ADDR0_START_LSB 0x10
|
|
#define EXCA_SYSMEM_ADDR0_START_MSB 0x11
|
|
#define EXCA_SYSMEM_ADDR0_STOP_LSB 0x12
|
|
#define EXCA_SYSMEM_ADDR0_STOP_MSB 0x13
|
|
|
|
#define EXCA_CARDMEM_ADDR0_LSB 0x14
|
|
#define EXCA_CARDMEM_ADDR0_MSB 0x15
|
|
|
|
/* #define EXCA_RESERVED 0x17 */
|
|
|
|
#define EXCA_SYSMEM_ADDR1_START_LSB 0x18
|
|
#define EXCA_SYSMEM_ADDR1_START_MSB 0x19
|
|
#define EXCA_SYSMEM_ADDR1_STOP_LSB 0x1A
|
|
#define EXCA_SYSMEM_ADDR1_STOP_MSB 0x1B
|
|
|
|
#define EXCA_CARDMEM_ADDR1_LSB 0x1C
|
|
#define EXCA_CARDMEM_ADDR1_MSB 0x1D
|
|
|
|
#define EXCA_SYSMEM_ADDR2_START_LSB 0x20
|
|
#define EXCA_SYSMEM_ADDR2_START_MSB 0x21
|
|
#define EXCA_SYSMEM_ADDR2_STOP_LSB 0x22
|
|
#define EXCA_SYSMEM_ADDR2_STOP_MSB 0x23
|
|
|
|
#define EXCA_CARDMEM_ADDR2_LSB 0x24
|
|
#define EXCA_CARDMEM_ADDR2_MSB 0x25
|
|
|
|
/* #define EXCA_RESERVED 0x26 */
|
|
/* #define EXCA_RESERVED 0x27 */
|
|
|
|
#define EXCA_SYSMEM_ADDR3_START_LSB 0x28
|
|
#define EXCA_SYSMEM_ADDR3_START_MSB 0x29
|
|
#define EXCA_SYSMEM_ADDR3_STOP_LSB 0x2A
|
|
#define EXCA_SYSMEM_ADDR3_STOP_MSB 0x2B
|
|
|
|
#define EXCA_CARDMEM_ADDR3_LSB 0x2C
|
|
#define EXCA_CARDMEM_ADDR3_MSB 0x2D
|
|
|
|
/* #define EXCA_RESERVED 0x2E */
|
|
/* #define EXCA_RESERVED 0x2F */
|
|
|
|
#define EXCA_SYSMEM_ADDR4_START_LSB 0x30
|
|
#define EXCA_SYSMEM_ADDR4_START_MSB 0x31
|
|
#define EXCA_SYSMEM_ADDR4_STOP_LSB 0x32
|
|
#define EXCA_SYSMEM_ADDR4_STOP_MSB 0x33
|
|
|
|
#define EXCA_CARDMEM_ADDR4_LSB 0x34
|
|
#define EXCA_CARDMEM_ADDR4_MSB 0x35
|
|
|
|
/* #define EXCA_RESERVED 0x36 */
|
|
/* #define EXCA_RESERVED 0x37 */
|
|
/* #define EXCA_RESERVED 0x38 */
|
|
/* #define EXCA_RESERVED 0x39 */
|
|
/* #define EXCA_RESERVED 0x3A */
|
|
/* #define EXCA_RESERVED 0x3B */
|
|
/* #define EXCA_RESERVED 0x3C */
|
|
/* #define EXCA_RESERVED 0x3D */
|
|
/* #define EXCA_RESERVED 0x3E */
|
|
/* #define EXCA_RESERVED 0x3F */
|
|
|
|
/* CardBus extensions - memory window page registers */
|
|
|
|
#define EXCA_MEMREG_WIN_SHIFT 24
|
|
#define EXCA_SYSMEM_ADDR0_WIN 0x40
|
|
#define EXCA_SYSMEM_ADDR1_WIN 0x41
|
|
#define EXCA_SYSMEM_ADDR2_WIN 0x42
|
|
#define EXCA_SYSMEM_ADDR3_WIN 0x43
|
|
#define EXCA_SYSMEM_ADDR4_WIN 0x44
|
|
|
|
/* vendor-specific registers */
|
|
|
|
#define EXCA_INTEL_GLOBAL_CTL 0x1E /* RW */
|
|
#define EXCA_INTEL_GLOBAL_CTL_RESERVED 0xF0
|
|
#define EXCA_INTEL_GLOBAL_CTL_IRQ14PULSE_ENABLE 0x08
|
|
#define EXCA_INTEL_GLOBAL_CTL_EXPLICIT_CSC_ACK 0x04
|
|
#define EXCA_INTEL_GLOBAL_CTL_IRQLEVEL_ENABLE 0x02
|
|
#define EXCA_INTEL_GLOBAL_CTL_POWERDOWN 0x01
|
|
|
|
#define EXCA_CIRRUS_MISC_CTL_2 0x1E
|
|
#define EXCA_CIRRUS_MISC_CTL_2_SUSPEND 0x04
|
|
|
|
#define EXCA_CIRRUS_CHIP_INFO 0x1F
|
|
#define EXCA_CIRRUS_CHIP_INFO_CHIP_ID 0xC0
|
|
#define EXCA_CIRRUS_CHIP_INFO_SLOTS 0x20
|
|
#define EXCA_CIRRUS_CHIP_INFO_REV 0x1F
|
|
|
|
#define EXCA_CIRRUS_EXTENDED_INDEX 0x2E
|
|
#define EXCA_CIRRUS_EXTENDED_DATA 0x2F
|
|
#define EXCA_CIRRUS_EXT_CONTROL_1 0x03
|
|
#define EXCA_CIRRUS_EXT_CONTROL_1_PCI_INTR_MASK 0x18
|
|
|
|
#define EXCA_VADEM_VMISC 0x3a
|
|
#define EXCA_VADEM_REV 0x40
|
|
#define EXCA_VADEM_COOKIE1 0x0E
|
|
#define EXCA_VADEM_COOKIE2 0x37
|
|
|
|
#define EXCA_RICOH_ID 0x3a
|
|
#define EXCA_RID_296 0x32
|
|
#define EXCA_RID_396 0xb2
|
|
|
|
/*
|
|
* o2 micro specific registers
|
|
*/
|
|
#define EXCA_O2MICRO_CTRL_C 0x3a
|
|
#define EXCA_O2CC_IREQ_INTC 0x80
|
|
#define EXCA_O2CC_STSCHG_INTC 0x20
|
|
|
|
/*
|
|
* TOPIC specific registers
|
|
*/
|
|
#define EXCA_TOPIC97_CTRL 0x3e
|
|
#define EXCA_TOPIC97_CTRL_LV_MASK 0x03
|
|
|
|
/* Plug and play */
|
|
#define EXCA_PNP_ACTIONTEC 0x1802A904 /* AEI0218 */
|
|
#define EXCA_PNP_IBM3765 0x65374d24 /* IBM3765 */
|
|
#define EXCA_PNP_82365 0x000ED041 /* PNP0E00 */
|
|
#define EXCA_PNP_CL_PD6720 0x010ED041 /* PNP0E01 */
|
|
#define EXCA_PNP_VLSI_82C146 0x020ED041 /* PNP0E02 */
|
|
#define EXCA_PNP_82365_CARDBUS 0x030ED041 /* PNP0E03 */
|
|
#define EXCA_PNP_SCM_SWAPBOX 0x69046d4c /* SMC0469 */
|
|
|
|
/*
|
|
* Mask of allowable interrupts.
|
|
*
|
|
* For IBM-AT machines, irqs 3, 4, 5, 7, 9, 10, 11, 12, 14, 15 are
|
|
* allowed. Nearly all IBM-AT machines with pcic cards or bridges
|
|
* wire these interrupts (or a subset thereof) to the corresponding
|
|
* pins on the ISA bus. Some older laptops are reported to not route
|
|
* all the interrupt pins to the bus because the designers knew that
|
|
* some would conflict with builtin devices. Older versions of Windows
|
|
* NT had a special device that would probe for conflicts early in the
|
|
* boot process and formulate a mapping table. Maybe we should do
|
|
* something similar.
|
|
*/
|
|
#define EXCA_INT_MASK_ALLOWED 0xDEB8 /* AT */
|
|
|
|
#endif /* !_SYS_DEV_EXCA_EXCAREG_H */
|