Hans Petter Selasky 21c85d9d3b Multiple fixes and improvements:
- Put "_LE_" into the register access macros to indicate little endian
byte order is expected by the hardware.
- Avoid using the bounce buffer when not strictly needed. Try to move
data directly using bus-space functions first.
- Ensure we preserve the reserved bits in the power down mode
register. Else the hardware goes into a non-recoverable state.
- Always use 32-bit access when writing or reading registers or FIFOs,
because the hardware is 32-bit oriented and don't really understand 8-
and 16-bit access.
- Correct writes to the memory address register. There is no need to
shift the register offset.
- Correct interval for interrupt endpoints.
- Optimise 90ns internal memory buffer read delay.
- Rename PDT into PTD, which is how the datasheet writes it.
- Add missing programming for activating host controller PTDs.

Sponsored by:	DARPA, AFRL
2014-05-27 10:01:19 +00:00
..
2014-04-17 14:16:02 +00:00
2014-05-03 11:23:10 +00:00
2014-05-26 02:19:50 +00:00
2014-05-16 21:19:17 +00:00
2014-05-20 19:55:06 +00:00
2014-05-16 21:19:17 +00:00
2014-02-20 04:56:55 +00:00
2014-05-16 21:19:17 +00:00
2014-04-30 06:40:30 +00:00
2014-05-16 21:19:17 +00:00
2014-05-16 21:19:17 +00:00
2014-05-16 21:19:17 +00:00
2014-05-16 21:19:17 +00:00
2014-05-27 10:01:19 +00:00
2014-05-22 09:31:18 +00:00
2014-02-04 20:52:33 +00:00