Sean Bruno
3f929d8cdd
Update hwpmc to support the Xeon class of Ivybridge processors.
...
case 0x3E: /* Per Intel document 325462-045US 01/2013. */
Add manpage to document all the goodness that is available in this
processor model.
No support for uncore events at this time.
Submitted by: hiren panchasara <hiren.panchasara@gmail.com>
Reviewed by: davide, jimharris, sbruno
Obtained from: Yahoo! Inc.
MFC after: 2 weeks
2013-01-31 22:09:53 +00:00
..
2013-01-31 22:09:53 +00:00
2008-11-27 09:00:47 +00:00
2013-01-31 22:09:53 +00:00
2012-02-17 11:09:51 +00:00
2012-02-17 11:09:51 +00:00
2012-03-29 05:02:12 +00:00
2012-02-17 11:09:51 +00:00
2012-02-17 11:09:51 +00:00
2012-02-17 11:09:51 +00:00
2012-02-17 11:09:51 +00:00
2012-02-17 11:09:51 +00:00
2012-02-17 11:09:51 +00:00
2012-02-17 11:09:51 +00:00
2012-02-17 11:09:51 +00:00
2012-02-17 11:09:51 +00:00
2012-02-17 11:09:51 +00:00
2012-06-02 08:47:26 +00:00
2012-03-28 20:58:30 +00:00
2012-03-28 20:58:30 +00:00
2012-03-29 05:02:12 +00:00
2012-03-28 20:58:30 +00:00
2012-03-28 20:58:30 +00:00
2012-03-22 19:04:22 +00:00
2012-03-28 20:58:30 +00:00
2013-01-31 22:09:53 +00:00
2013-01-31 22:09:53 +00:00
2012-03-28 20:58:30 +00:00
2012-03-28 20:58:30 +00:00
2012-03-28 20:58:30 +00:00
2012-03-28 20:58:30 +00:00
2012-03-28 20:58:30 +00:00
2012-03-28 20:58:30 +00:00
2012-03-28 20:58:30 +00:00
2013-01-31 22:09:53 +00:00
2012-10-19 17:21:10 +00:00
2013-01-31 22:09:53 +00:00
2012-03-29 06:19:00 +00:00
2012-03-28 20:58:30 +00:00
2012-03-28 20:58:30 +00:00
2012-03-28 20:58:30 +00:00
2012-03-28 20:58:30 +00:00
2012-03-29 05:02:12 +00:00
2012-02-17 11:09:51 +00:00
2012-03-28 20:58:30 +00:00
2012-03-28 20:58:30 +00:00