6182fdbda8
i386 platform boots, it is no longer ISA-centric, and is fully dynamic. Most old drivers compile and run without modification via 'compatability shims' to enable a smoother transition. eisa, isapnp and pccard* are not yet using the new resource manager. Once fully converted, all drivers will be loadable, including PCI and ISA. (Some other changes appear to have snuck in, including a port of Soren's ATA driver to the Alpha. Soren, back this out if you need to.) This is a checkpoint of work-in-progress, but is quite functional. The bulk of the work was done over the last few years by Doug Rabson and Garrett Wollman. Approved by: core
118 lines
4.9 KiB
C
118 lines
4.9 KiB
C
/*
|
|
* Copyright (c) 1995, David Greenman
|
|
* All rights reserved.
|
|
*
|
|
* Modifications to support NetBSD:
|
|
* Copyright (c) 1997 Jason R. Thorpe. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice unmodified, this list of conditions, and the following
|
|
* disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $Id: if_fxpvar.h,v 1.6 1998/08/02 00:29:15 dg Exp $
|
|
*/
|
|
|
|
/*
|
|
* Misc. defintions for the Intel EtherExpress Pro/100B PCI Fast
|
|
* Ethernet driver
|
|
*/
|
|
/*
|
|
* NOTE: Elements are ordered for optimal cacheline behavior, and NOT
|
|
* for functional grouping.
|
|
*/
|
|
struct fxp_softc {
|
|
#if defined(__NetBSD__)
|
|
struct device sc_dev; /* generic device structures */
|
|
void *sc_ih; /* interrupt handler cookie */
|
|
bus_space_tag_t sc_st; /* bus space tag */
|
|
bus_space_handle_t sc_sh; /* bus space handle */
|
|
struct ethercom sc_ethercom; /* ethernet common part */
|
|
#else
|
|
struct arpcom arpcom; /* per-interface network data */
|
|
caddr_t csr; /* control/status registers */
|
|
struct resource *mem; /* resource descriptor for registers */
|
|
struct resource *irq; /* resource descriptor for interrupt */
|
|
void *ih; /* interrupt handler cookie */
|
|
#endif /* __NetBSD__ */
|
|
struct mbuf *rfa_headm; /* first mbuf in receive frame area */
|
|
struct mbuf *rfa_tailm; /* last mbuf in receive frame area */
|
|
struct fxp_cb_tx *cbl_first; /* first active TxCB in list */
|
|
int tx_queued; /* # of active TxCB's */
|
|
int need_mcsetup; /* multicast filter needs programming */
|
|
struct fxp_cb_tx *cbl_last; /* last active TxCB in list */
|
|
struct fxp_stats *fxp_stats; /* Pointer to interface stats */
|
|
int rx_idle_secs; /* # of seconds RX has been idle */
|
|
struct callout_handle stat_ch; /* Handle for canceling our stat timeout */
|
|
struct fxp_cb_tx *cbl_base; /* base of TxCB list */
|
|
struct fxp_cb_mcs *mcsp; /* Pointer to mcast setup descriptor */
|
|
int all_mcasts; /* receive all multicasts */
|
|
struct ifmedia sc_media; /* media information */
|
|
int phy_primary_addr; /* address of primary PHY */
|
|
int phy_primary_device; /* device type of primary PHY */
|
|
int phy_10Mbps_only; /* PHY is 10Mbps-only device */
|
|
};
|
|
|
|
/* Macros to ease CSR access. */
|
|
#if defined(__NetBSD__)
|
|
#define CSR_READ_1(sc, reg) \
|
|
bus_space_read_1((sc)->sc_st, (sc)->sc_sh, (reg))
|
|
#define CSR_READ_2(sc, reg) \
|
|
bus_space_read_2((sc)->sc_st, (sc)->sc_sh, (reg))
|
|
#define CSR_READ_4(sc, reg) \
|
|
bus_space_read_4((sc)->sc_st, (sc)->sc_sh, (reg))
|
|
#define CSR_WRITE_1(sc, reg, val) \
|
|
bus_space_write_1((sc)->sc_st, (sc)->sc_sh, (reg), (val))
|
|
#define CSR_WRITE_2(sc, reg, val) \
|
|
bus_space_write_2((sc)->sc_st, (sc)->sc_sh, (reg), (val))
|
|
#define CSR_WRITE_4(sc, reg, val) \
|
|
bus_space_write_4((sc)->sc_st, (sc)->sc_sh, (reg), (val))
|
|
#else
|
|
#define CSR_READ_1(sc, reg) \
|
|
(*((u_int8_t *)((sc)->csr + (reg))))
|
|
#define CSR_READ_2(sc, reg) \
|
|
(*((u_int16_t *)((sc)->csr + (reg))))
|
|
#define CSR_READ_4(sc, reg) \
|
|
(*((u_int32_t *)((sc)->csr + (reg))))
|
|
#define CSR_WRITE_1(sc, reg, val) \
|
|
(*((u_int8_t *)((sc)->csr + (reg)))) = (val)
|
|
#define CSR_WRITE_2(sc, reg, val) \
|
|
(*((u_int16_t *)((sc)->csr + (reg)))) = (val)
|
|
#define CSR_WRITE_4(sc, reg, val) \
|
|
(*((u_int32_t *)((sc)->csr + (reg)))) = (val)
|
|
#endif /* __NetBSD__ */
|
|
|
|
/* Deal with slight differences in software interfaces. */
|
|
#if defined(__NetBSD__)
|
|
#define sc_if sc_ethercom.ec_if
|
|
#define FXP_FORMAT "%s"
|
|
#define FXP_ARGS(sc) (sc)->sc_dev.dv_xname
|
|
#define FXP_INTR_TYPE int
|
|
#define FXP_IOCTLCMD_TYPE u_long
|
|
#define FXP_BPFTAP_ARG(ifp) (ifp)->if_bpf
|
|
#else /* __FreeBSD__ */
|
|
#define sc_if arpcom.ac_if
|
|
#define FXP_FORMAT "fxp%d"
|
|
#define FXP_ARGS(sc) (sc)->arpcom.ac_if.if_unit
|
|
#define FXP_INTR_TYPE void
|
|
#define FXP_IOCTLCMD_TYPE u_long
|
|
#define FXP_BPFTAP_ARG(ifp) ifp
|
|
#endif /* __NetBSD__ */
|