b2d758545b
via cpuctl(4) driver. Two new CPUCTL_MSRSBIT and CPUCTL_MSRCBIT ioctl(2)
calls treat the data field of the argument struct passed as a mask
and set/clear bits of the MSR register according to the mask value.
- Allow user to perform atomic bitwise AND and OR operaions on MSR registers
via cpucontrol(8) utility. Two new operations ("&=" and "|=") have been
added. The first one applies bitwise AND operaion between the current
contents of the MSR register and the mask, and the second performs bitwise
OR. The argument can be optionally prefixed with "~" inversion operator.
This allows one to mimic the "clear bit" behavior by using the command
like this:
cpucontrol -m 0x10&=~0x02 # clear the second bit of TSC MSR
Inversion operator support in all modes (assignment, OR, AND).
Approved by: re (kib)
MFC after: 1 month
55 lines
2.0 KiB
C
55 lines
2.0 KiB
C
/*-
|
|
* Copyright (c) 2006-2008 Stanislav Sedov <stas@FreeBSD.org>
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*/
|
|
|
|
#ifndef _CPUCTL_H_
|
|
#define _CPUCTL_H_
|
|
|
|
typedef struct {
|
|
int msr; /* MSR to read */
|
|
uint64_t data;
|
|
} cpuctl_msr_args_t;
|
|
|
|
typedef struct {
|
|
int level; /* CPUID level */
|
|
uint32_t data[4];
|
|
} cpuctl_cpuid_args_t;
|
|
|
|
typedef struct {
|
|
void *data;
|
|
size_t size;
|
|
} cpuctl_update_args_t;
|
|
|
|
#define CPUCTL_RDMSR _IOWR('c', 1, cpuctl_msr_args_t)
|
|
#define CPUCTL_WRMSR _IOWR('c', 2, cpuctl_msr_args_t)
|
|
#define CPUCTL_CPUID _IOWR('c', 3, cpuctl_cpuid_args_t)
|
|
#define CPUCTL_UPDATE _IOWR('c', 4, cpuctl_update_args_t)
|
|
#define CPUCTL_MSRSBIT _IOWR('c', 5, cpuctl_msr_args_t)
|
|
#define CPUCTL_MSRCBIT _IOWR('c', 6, cpuctl_msr_args_t)
|
|
|
|
#endif /* _CPUCTL_H_ */
|