Gerard Roudier 3c9013e257 A couple of chip errata work-arounds refined:
- When used on a 33MHz PCI BUS, the 53C1010-66 revision 0
  requires extra clocks to be inserted in data out phase.
  Revision 1 is fixed.
- The 53C1010-33 revision 1 requires internal cycles to be
  disabled due to possible contentions on IO registers.
  Revision 2 is fixed.
Fix:
- The probing of HVD from GPIO3 bit by the driver was reversed.
  The driver could misprobe the bus mode of a 825 or 875 chip
  that was not previously initialized (no BIOS for example).
2001-01-28 19:58:21 +00:00
..
2001-01-16 09:39:23 +00:00
2000-12-30 22:06:19 +00:00
2001-01-28 08:06:50 +00:00
2001-01-28 06:39:56 +00:00
2001-01-24 11:20:05 +00:00
2001-01-25 09:56:04 +00:00