Adrian Chadd
468d6f48b3
Add in the AP96 phy configuration from openwrt. ...
* arge0 doesn't (yet) work via the switch PHY ports; I'm not sure why.
* arge1 maps to the WAN port. That works.
TODO:
* The PLL register needs a different (non-default) value for Gigabit
Ethernet. The board setup code needs to be extended a bit to allow
for non-default pll_1000 values - right now, those values come out
of hard-coded values in the per-chip set_pll_ge() routines.
Obtained from: Linux / OpenWRT
2012-04-15 22:59:56 +00:00
2011-05-11 00:52:41 +00:00
2011-05-11 00:52:41 +00:00
2012-04-13 18:01:53 +00:00
2012-04-13 08:52:25 +00:00
2012-04-13 20:23:32 +00:00
2012-04-15 22:59:56 +00:00
2012-03-29 02:54:35 +00:00
2011-12-29 05:51:48 +00:00
2012-03-29 02:54:35 +00:00
2011-12-15 01:05:38 +00:00
2012-03-06 20:01:25 +00:00
2011-05-11 00:52:41 +00:00
2012-03-12 21:25:32 +00:00
2012-03-12 21:25:32 +00:00
2012-03-21 08:38:42 +00:00
2010-07-20 19:25:11 +00:00
2012-01-05 07:19:05 +00:00
2011-12-30 09:48:35 +00:00
2012-03-12 01:15:58 +00:00
2011-05-05 09:04:49 +00:00
2011-05-11 00:52:41 +00:00
2011-12-31 15:56:00 +00:00
2011-12-29 05:51:48 +00:00
2011-12-29 05:51:48 +00:00
2011-12-29 05:51:48 +00:00
2011-12-29 05:51:48 +00:00
2011-12-29 05:51:48 +00:00
2011-12-29 06:07:24 +00:00
2012-03-21 08:38:42 +00:00
2011-07-14 11:53:23 +00:00
2011-05-11 00:52:41 +00:00
2011-05-11 00:52:41 +00:00
2012-03-27 15:43:32 +00:00
2012-03-29 02:54:35 +00:00
2012-03-29 02:54:35 +00:00
2012-03-29 02:54:35 +00:00
2012-03-29 02:54:35 +00:00
2011-11-24 07:33:41 +00:00
2011-12-15 01:05:38 +00:00
2012-03-29 02:54:35 +00:00
2012-03-29 02:54:35 +00:00
2012-03-27 11:17:04 +00:00
2012-03-29 02:54:35 +00:00
2012-03-29 02:54:35 +00:00
2012-03-29 02:54:35 +00:00
2012-03-29 02:54:35 +00:00
468d6f48b3