Jim Harris 91fe20e34d Map BAR 4/5, because NVMe spec says devices may place the MSI-X table
behind BAR 4/5, rather than in BAR 0/1 with the control/doorbell registers.

Sponsored by:	Intel
2012-12-18 23:27:18 +00:00
..
2012-09-14 21:28:56 +00:00
2012-11-07 07:00:59 +00:00
2012-10-16 09:57:34 +00:00
2012-10-26 20:24:13 +00:00
2012-11-23 19:20:38 +00:00
2012-10-10 08:36:38 +00:00
2012-09-18 02:19:43 +00:00
2012-11-22 03:54:51 +00:00
2012-10-10 08:36:38 +00:00
2012-10-10 08:36:38 +00:00
2012-12-13 03:34:24 +00:00
2012-11-03 22:21:37 +00:00
2012-10-10 08:36:38 +00:00
2012-12-09 09:58:44 +00:00
2012-10-10 08:36:38 +00:00