d6141d33bc
The QCA953x SoC is an integrated 2x2 2GHz 11n + MIPS24k core, with a 5 port FE switch, gige WAN port, and all the same stuff you'd find on its predecessor - the AR9331. However, buried deep in here somewhere is also a PCIe EP/RC for various applications and some other weird bits I don't yet know about. This is enough to get the reference board up and booting. I haven't yet had it pass lots of packets - I need to finalise the ethernet switch bits and the GMAC configuration (ie, how the ethernet ports and switch are wired up) and I'll bring that in when I commit the base configuration files to use the thing. The wifi stuff will come much later. I have to port that support from Linux ath9k and extend our vendor HAL to support it. The reference board (AP143) comes with 32MB RAM and 4MB flash, so in order to use it I need to get USB working fully so I can run root from there. Thankyou to Qualcomm Atheros for access to the reference design board. Details: * Add register definitions from openwrt; * It looks like a QCA955x but shrunk down to a QCA933x footprint, so use the QCA955x bits and fix up the clock detection code to do the QCA953x bits (they're very subtly different); * Teach GPIO about it; * Teach EHCI about it; * Teach if_arge about it; * Teach the CPU detection code about it. Tested: * AP143, QCA9533v2 SoC Obtained from: Linux, Linux OpenWRT
35 lines
1.4 KiB
Plaintext
35 lines
1.4 KiB
Plaintext
# $FreeBSD$
|
|
|
|
mips/atheros/apb.c optional ar71xx_apb
|
|
mips/atheros/ar71xx_gpio.c optional gpio
|
|
mips/atheros/ar71xx_machdep.c standard
|
|
mips/atheros/ar71xx_ehci.c optional ehci
|
|
mips/atheros/ar71xx_ohci.c optional ohci
|
|
mips/atheros/ar71xx_pci.c optional ar71xx_pci pci
|
|
mips/atheros/ar724x_pci.c optional ar724x_pci pci
|
|
mips/atheros/ar71xx_pci_bus_space.c optional pci
|
|
mips/atheros/ar71xx_spi.c optional ar71xx_spi
|
|
mips/atheros/ar71xx_macaddr.c standard
|
|
mips/atheros/pcf2123_rtc.c optional pcf2123_rtc ar71xx_spi
|
|
mips/atheros/ar71xx_wdog.c optional ar71xx_wdog
|
|
mips/atheros/if_arge.c optional arge
|
|
mips/atheros/uart_bus_ar71xx.c optional uart_ar71xx
|
|
mips/atheros/uart_cpu_ar71xx.c optional uart_ar71xx
|
|
mips/atheros/uart_bus_ar933x.c optional uart_ar933x
|
|
mips/atheros/uart_cpu_ar933x.c optional uart_ar933x
|
|
mips/atheros/uart_dev_ar933x.c optional uart_ar933x
|
|
mips/atheros/ar71xx_bus_space_reversed.c standard
|
|
mips/mips/intr_machdep.c standard
|
|
mips/mips/tick.c standard
|
|
mips/atheros/ar71xx_setup.c standard
|
|
mips/atheros/ar71xx_chip.c standard
|
|
mips/atheros/ar724x_chip.c standard
|
|
mips/atheros/ar91xx_chip.c standard
|
|
mips/atheros/ar933x_chip.c standard
|
|
mips/atheros/ar934x_chip.c standard
|
|
mips/atheros/qca953x_chip.c standard
|
|
mips/atheros/qca955x_chip.c standard
|
|
mips/atheros/ar71xx_fixup.c optional ar71xx_ath_eeprom
|
|
mips/atheros/qca955x_apb.c optional qca955x_apb
|
|
mips/atheros/qca955x_pci.c optional qca955x_pci pci
|