Adrian Chadd 05e486c71e Sign-extend the 48-bit AMD PMC counter before treating it to a 64-bit
2's compliment.

The 2's compliment transform is done so a "count down" sampling interval
can be converted into a "count up" PMC value. a 2's complimented 'count down'
value is written to the PMC counter; then the read-back counter is reverted
via another 2's compliment.

PR: kern/121660
Reviewed by: jkoshy
Approved by: jkoshy
MFC after: 1 week
2008-03-18 08:39:11 +00:00
..
2005-06-09 19:45:09 +00:00
2005-06-09 19:45:09 +00:00
2005-06-09 19:45:09 +00:00
2005-06-09 19:45:09 +00:00
2005-06-09 19:45:09 +00:00
2008-03-14 06:16:18 +00:00