671 lines
26 KiB
C
671 lines
26 KiB
C
/*
|
|
* Copyright (c) 2017-2018 Cavium, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* $FreeBSD$
|
|
*
|
|
*/
|
|
|
|
#ifndef _PCICS_REG_DRIVER_H
|
|
#define _PCICS_REG_DRIVER_H
|
|
|
|
/* offset of configuration space in the pci core register */
|
|
#ifndef __EXTRACT__LINUX__
|
|
#define PCICFG_OFFSET 0x2000
|
|
#endif
|
|
#define PCICFG_VENDOR_ID_OFFSET 0x00
|
|
#define PCICFG_DEVICE_ID_OFFSET 0x02
|
|
#define PCICFG_COMMAND_OFFSET 0x04
|
|
#define PCICFG_COMMAND_IO_SPACE (1<<0)
|
|
#define PCICFG_COMMAND_MEM_SPACE (1<<1)
|
|
#define PCICFG_COMMAND_BUS_MASTER (1<<2)
|
|
#define PCICFG_COMMAND_SPECIAL_CYCLES (1<<3)
|
|
#define PCICFG_COMMAND_MWI_CYCLES (1<<4)
|
|
#define PCICFG_COMMAND_VGA_SNOOP (1<<5)
|
|
#define PCICFG_COMMAND_PERR_ENA (1<<6)
|
|
#define PCICFG_COMMAND_STEPPING (1<<7)
|
|
#define PCICFG_COMMAND_SERR_ENA (1<<8)
|
|
#define PCICFG_COMMAND_FAST_B2B (1<<9)
|
|
#define PCICFG_COMMAND_INT_DISABLE (1<<10)
|
|
#define PCICFG_COMMAND_RESERVED (0x1f<<11)
|
|
#define PCICFG_STATUS_OFFSET 0x06
|
|
#define PCICFG_REVISION_ID_OFFSET 0x08
|
|
#define PCICFG_REVESION_ID_MASK 0xff
|
|
#define PCICFG_REVESION_ID_ERROR_VAL 0xff
|
|
#define PCICFG_CACHE_LINE_SIZE 0x0c
|
|
#define PCICFG_LATENCY_TIMER 0x0d
|
|
#define PCICFG_HEADER_TYPE 0x0e
|
|
#define PCICFG_HEADER_TYPE_NORMAL 0
|
|
#define PCICFG_HEADER_TYPE_BRIDGE 1
|
|
#define PCICFG_HEADER_TYPE_CARDBUS 2
|
|
#define PCICFG_BAR_1_LOW 0x10
|
|
#define PCICFG_BAR_1_HIGH 0x14
|
|
#define PCICFG_BAR_2_LOW 0x18
|
|
#define PCICFG_BAR_2_HIGH 0x1c
|
|
#define PCICFG_BAR_3_LOW 0x20
|
|
#define PCICFG_BAR_3_HIGH 0x24
|
|
#define PCICFG_SUBSYSTEM_VENDOR_ID_OFFSET 0x2c
|
|
#define PCICFG_SUBSYSTEM_ID_OFFSET 0x2e
|
|
#define PCICFG_INT_LINE 0x3c
|
|
#define PCICFG_INT_PIN 0x3d
|
|
#define PCICFG_PM_CAPABILITY 0x48
|
|
#define PCICFG_PM_CAPABILITY_VERSION (0x3<<16)
|
|
#define PCICFG_PM_CAPABILITY_CLOCK (1<<19)
|
|
#define PCICFG_PM_CAPABILITY_RESERVED (1<<20)
|
|
#define PCICFG_PM_CAPABILITY_DSI (1<<21)
|
|
#define PCICFG_PM_CAPABILITY_AUX_CURRENT (0x7<<22)
|
|
#define PCICFG_PM_CAPABILITY_D1_SUPPORT (1<<25)
|
|
#define PCICFG_PM_CAPABILITY_D2_SUPPORT (1<<26)
|
|
#define PCICFG_PM_CAPABILITY_PME_IN_D0 (1<<27)
|
|
#define PCICFG_PM_CAPABILITY_PME_IN_D1 (1<<28)
|
|
#define PCICFG_PM_CAPABILITY_PME_IN_D2 (1<<29)
|
|
#define PCICFG_PM_CAPABILITY_PME_IN_D3_HOT (1<<30)
|
|
#define PCICFG_PM_CAPABILITY_PME_IN_D3_COLD (1<<31)
|
|
#define PCICFG_PM_CSR_OFFSET 0x4c
|
|
#define PCICFG_PM_CSR_STATE (0x3<<0)
|
|
#define PCICFG_PM_CSR_PME_ENABLE (1<<8)
|
|
#define PCICFG_PM_CSR_PME_STATUS (1<<15)
|
|
#define PCICFG_MSI_CAP_ID_OFFSET 0x58
|
|
#define PCICFG_MSI_CONTROL_ENABLE (0x1<<16)
|
|
#define PCICFG_MSI_CONTROL_MCAP (0x7<<17)
|
|
#define PCICFG_MSI_CONTROL_MENA (0x7<<20)
|
|
#define PCICFG_MSI_CONTROL_64_BIT_ADDR_CAP (0x1<<23)
|
|
#define PCICFG_MSI_CONTROL_MSI_PVMASK_CAPABLE (0x1<<24)
|
|
#define PCICFG_GRC_ADDRESS 0x78
|
|
#define PCICFG_GRC_DATA 0x80
|
|
#define PCICFG_ME_REGISTER 0x98
|
|
#define PCICFG_MSIX_CAP_ID_OFFSET 0xa0
|
|
#define PCICFG_MSIX_CONTROL_TABLE_SIZE (0x7ff<<16)
|
|
#define PCICFG_MSIX_CONTROL_RESERVED (0x7<<27)
|
|
#define PCICFG_MSIX_CONTROL_FUNC_MASK (0x1<<30)
|
|
#define PCICFG_MSIX_CONTROL_MSIX_ENABLE (0x1<<31)
|
|
|
|
#define PCICFG_DEVICE_CONTROL 0xb4
|
|
#define PCICFG_DEVICE_CONTROL_NP_TRANSACTION_PEND (1<<21)
|
|
#define PCICFG_DEVICE_STATUS 0xb6
|
|
#define PCICFG_DEVICE_STATUS_CORR_ERR_DET (1<<0)
|
|
#define PCICFG_DEVICE_STATUS_NON_FATAL_ERR_DET (1<<1)
|
|
#define PCICFG_DEVICE_STATUS_FATAL_ERR_DET (1<<2)
|
|
#define PCICFG_DEVICE_STATUS_UNSUP_REQ_DET (1<<3)
|
|
#define PCICFG_DEVICE_STATUS_AUX_PWR_DET (1<<4)
|
|
#define PCICFG_DEVICE_STATUS_NO_PEND (1<<5)
|
|
#define PCICFG_LINK_CONTROL 0xbc
|
|
#define PCICFG_DEVICE_STATUS_CONTROL_2 (0xd4)
|
|
#define PCICFG_DEVICE_STATUS_CONTROL_2_ATOMIC_REQ_ENABLE (1<<6)
|
|
|
|
/* config_2 offset */
|
|
#define GRC_CONFIG_2_SIZE_REG 0x408
|
|
#define PCI_CONFIG_2_BAR1_SIZE (0xfL<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_DISABLED (0L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_64K (1L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_128K (2L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_256K (3L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_512K (4L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_1M (5L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_2M (6L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_4M (7L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_8M (8L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_16M (9L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_32M (10L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_64M (11L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_128M (12L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_256M (13L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_512M (14L<<0)
|
|
#define PCI_CONFIG_2_BAR1_SIZE_1G (15L<<0)
|
|
#define PCI_CONFIG_2_BAR1_64ENA (1L<<4)
|
|
#define PCI_CONFIG_2_EXP_ROM_RETRY (1L<<5)
|
|
#define PCI_CONFIG_2_CFG_CYCLE_RETRY (1L<<6)
|
|
#define PCI_CONFIG_2_FIRST_CFG_DONE (1L<<7)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE (0xffL<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED (0L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_2K (1L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_4K (2L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_8K (3L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_16K (4L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_32K (5L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_64K (6L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_128K (7L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_256K (8L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_512K (9L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_1M (10L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_2M (11L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_4M (12L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_8M (13L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_16M (14L<<8)
|
|
#define PCI_CONFIG_2_EXP_ROM_SIZE_32M (15L<<8)
|
|
#define PCI_CONFIG_2_BAR_PREFETCH (1L<<16)
|
|
#define PCI_CONFIG_2_RESERVED0 (0x7fffL<<17)
|
|
|
|
/* config_3 offset */
|
|
#define GRC_CONFIG_3_SIZE_REG 0x40c
|
|
#define PCI_CONFIG_3_STICKY_BYTE (0xffL<<0)
|
|
#define PCI_CONFIG_3_FORCE_PME (1L<<24)
|
|
#define PCI_CONFIG_3_PME_STATUS (1L<<25)
|
|
#define PCI_CONFIG_3_PME_ENABLE (1L<<26)
|
|
#define PCI_CONFIG_3_PM_STATE (0x3L<<27)
|
|
#define PCI_CONFIG_3_VAUX_PRESET (1L<<30)
|
|
#define PCI_CONFIG_3_PCI_POWER (1L<<31)
|
|
|
|
#define GRC_REG_DEVICE_CONTROL 0x4d8
|
|
|
|
/* When VF Enable is cleared(after it was previously set),
|
|
* this register will read a value of 1, indicating that all the
|
|
* VFs that belong to this PF should be flushed.
|
|
* Software should clear this bit within 1 second of VF Enable
|
|
* being set by writing a 1 to it, so that VFs are visible to the system
|
|
* again.WC
|
|
*/
|
|
#define PCIE_SRIOV_DISABLE_IN_PROGRESS (1 << 29)
|
|
|
|
/* When FLR is initiated, this register will read a value of 1 indicating
|
|
* that the Function is in FLR state. Func can be brought out of FLR state
|
|
* either bywriting 1 to this register (at least 50 ms after FLR was
|
|
* initiated),or it can also be cleared automatically after 55 ms if
|
|
* auto_clear bit in private reg space is set. This bit also exists in
|
|
* VF register space WC
|
|
*/
|
|
#define PCIE_FLR_IN_PROGRESS (1 << 27)
|
|
|
|
#define GRC_BAR2_CONFIG 0x4e0
|
|
#define PCI_CONFIG_2_BAR2_SIZE (0xfL<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_DISABLED (0L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_64K (1L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_128K (2L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_256K (3L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_512K (4L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_1M (5L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_2M (6L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_4M (7L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_8M (8L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_16M (9L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_32M (10L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_64M (11L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_128M (12L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_256M (13L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_512M (14L<<0)
|
|
#define PCI_CONFIG_2_BAR2_SIZE_1G (15L<<0)
|
|
#define PCI_CONFIG_2_BAR2_64ENA (1L<<4)
|
|
|
|
#define GRC_BAR3_CONFIG 0x4f4
|
|
#define PCI_CONFIG_2_BAR3_SIZE (0xfL<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_DISABLED (0L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_64K (1L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_128K (2L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_256K (3L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_512K (4L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_1M (5L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_2M (6L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_4M (7L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_8M (8L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_16M (9L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_32M (10L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_64M (11L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_128M (12L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_256M (13L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_512M (14L<<0)
|
|
#define PCI_CONFIG_2_BAR3_SIZE_1G (15L<<0)
|
|
#define PCI_CONFIG_2_BAR3_64ENA (1L<<4)
|
|
#define PCI_PM_DATA_A 0x410
|
|
#define PCI_PM_DATA_B 0x414
|
|
#define PCI_ID_VAL1 0x434
|
|
#define PCI_ID_VAL2 0x438
|
|
#define PCI_ID_VAL3 0x43c
|
|
#define PCI_ID_VAL3_REVISION_ID_ERROR (0xffL<<24)
|
|
#define GRC_CONFIG_REG_VF_BAR_REG_1 0x608
|
|
#define GRC_CONFIG_REG_VF_BAR_REG_BAR0_SIZE 0xf
|
|
#define GRC_CONFIG_REG_VF_MSIX_CONTROL 0x61C
|
|
|
|
/* This field resides in VF only and does not exist in PF.
|
|
* This register controls the read value of the MSIX_CONTROL[10:0] register
|
|
* in the VF configuration space. A value of "00000000011" indicates
|
|
* a table size of 4. The value is controlled by IOV_MSIX_TBL_SIZ
|
|
* define in version.v
|
|
*/
|
|
#define GRC_CR_VF_MSIX_CTRL_VF_MSIX_TBL_SIZE_MASK 0x3F
|
|
#ifndef __EXTRACT__LINUX__
|
|
#define GRC_CONFIG_REG_PF_INIT_VF 0x624
|
|
|
|
/* First VF_NUM for PF is encoded in this register.
|
|
* The number of VFs assigned to a PF is assumed to be a multiple of 8.
|
|
* Software should program these bits based on Total Number of VFs programmed
|
|
* for each PF.
|
|
* Since registers from 0x000-0x7ff are spilt across functions, each PF will
|
|
* have the same location for the same 4 bits
|
|
*/
|
|
#define GRC_CR_PF_INIT_VF_PF_FIRST_VF_NUM_MASK 0xff
|
|
#endif
|
|
#define PXPCS_TL_CONTROL_5 0x814
|
|
#define PXPCS_TL_CONTROL_5_UNKNOWNTYPE_ERR_ATTN (1 << 29) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_BOUNDARY4K_ERR_ATTN (1 << 28) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_MRRS_ERR_ATTN (1 << 27) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_MPS_ERR_ATTN (1 << 26) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_TTX_BRIDGE_FORWARD_ERR (1 << 25) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_TTX_TXINTF_OVERFLOW (1 << 24) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_PHY_ERR_ATTN (1 << 23) /*RO*/
|
|
#define PXPCS_TL_CONTROL_5_DL_ERR_ATTN (1 << 22) /*RO*/
|
|
#define PXPCS_TL_CONTROL_5_TTX_ERR_NP_TAG_IN_USE (1 << 21) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_TRX_ERR_UNEXP_RTAG (1 << 20) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_PRI_SIG_TARGET_ABORT1 (1 << 19) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_UNSPPORT1 (1 << 18) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_ECRC1 (1 << 17) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_MALF_TLP1 (1 << 16) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_RX_OFLOW1 (1 << 15) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_UNEXP_CPL1 (1 << 14) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_MASTER_ABRT1 (1 << 13) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_CPL_TIMEOUT1 (1 << 12) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_FC_PRTL1 (1 << 11) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_PSND_TLP1 (1 << 10) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_PRI_SIG_TARGET_ABORT (1 << 9) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_UNSPPORT (1 << 8) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_ECRC (1 << 7) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_MALF_TLP (1 << 6) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_RX_OFLOW (1 << 5) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_UNEXP_CPL (1 << 4) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_MASTER_ABRT (1 << 3) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_CPL_TIMEOUT (1 << 2) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_FC_PRTL (1 << 1) /*WC*/
|
|
#define PXPCS_TL_CONTROL_5_ERR_PSND_TLP (1 << 0) /*WC*/
|
|
#define PXPCS_TL_FUNC345_STAT 0x854
|
|
#define PXPCS_TL_FUNC345_STAT_PRI_SIG_TARGET_ABORT4 (1 << 29) /* WC */
|
|
|
|
/*Unsupported Request Error Status in function4, if set, generate
|
|
*pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_UNSPPORT4 (1 << 28)
|
|
|
|
/*ECRC Error TLP Status Status in function 4, if set,
|
|
*generate pcie_err_attn output when this error is seen..WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_ECRC4 (1 << 27)
|
|
|
|
/*Malformed TLP Status Status in function 4, if set,
|
|
*generate pcie_err_attn output when this error is seen..WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_MALF_TLP4 (1 << 26)
|
|
|
|
/*Receiver Overflow Status Status in function 4, if set,
|
|
*generate pcie_err_attn output when this error is seen..WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_RX_OFLOW4 (1 << 25)
|
|
|
|
/*Unexpected Completion Status Status in function 4, if set,
|
|
*generate pcie_err_attn output when this error is seen..WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_UNEXP_CPL4 (1 << 24)
|
|
|
|
/* Receive UR Statusin function 4. If set, generate pcie_err_attn output
|
|
* when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_MASTER_ABRT4 (1 << 23)
|
|
|
|
/* Completer Timeout Status Status in function 4, if set,
|
|
* generate pcie_err_attn output when this error is seen..WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_CPL_TIMEOUT4 (1 << 22)
|
|
|
|
/* Flow Control Protocol Error Status Status in function 4,
|
|
* if set, generate pcie_err_attn output when this error is seen.
|
|
* WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_FC_PRTL4 (1 << 21)
|
|
|
|
/* Poisoned Error Status Status in function 4, if set, generate
|
|
* pcie_err_attn output when this error is seen..WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_PSND_TLP4 (1 << 20)
|
|
#define PXPCS_TL_FUNC345_STAT_PRI_SIG_TARGET_ABORT3 (1 << 19) /* WC */
|
|
|
|
/* Unsupported Request Error Status in function3, if set, generate
|
|
* pcie_err_attn output when this error is seen..WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_UNSPPORT3 (1 << 18)
|
|
|
|
/* ECRC Error TLP Status Status in function 3, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_ECRC3 (1 << 17)
|
|
|
|
/* Malformed TLP Status Status in function 3, if set, generate
|
|
* pcie_err_attn output when this error is seen..WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_MALF_TLP3 (1 << 16)
|
|
|
|
/* Receiver Overflow Status Status in function 3, if set, generate
|
|
* pcie_err_attn output when this error is seen..WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_RX_OFLOW3 (1 << 15)
|
|
|
|
/* Unexpected Completion Status Status in function 3, if set, generate
|
|
* pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_UNEXP_CPL3 (1 << 14)
|
|
|
|
/* Receive UR Statusin function 3. If set, generate pcie_err_attn output
|
|
* when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_MASTER_ABRT3 (1 << 13)
|
|
|
|
/* Completer Timeout Status Status in function 3, if set, generate
|
|
* pcie_err_attn output when this error is seen..WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_CPL_TIMEOUT3 (1 << 12)
|
|
|
|
/* Flow Control Protocol Error Status Status in function 3, if set,
|
|
* generate pcie_err_attn output when this error is seen..WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_FC_PRTL3 (1 << 11)
|
|
|
|
/* Poisoned Error Status Status in function 3, if set, generate
|
|
* pcie_err_attn output when this error is seen..WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_PSND_TLP3 (1 << 10)
|
|
#define PXPCS_TL_FUNC345_STAT_PRI_SIG_TARGET_ABORT2 (1 << 9) /* WC */
|
|
|
|
/* Unsupported Request Error Status for Function 2, if set,
|
|
* generate pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_UNSPPORT2 (1 << 8)
|
|
|
|
/* ECRC Error TLP Status Status for Function 2, if set, generate
|
|
* pcie_err_attn output when this error is seen..WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_ECRC2 (1 << 7)
|
|
|
|
/* Malformed TLP Status Status for Function 2, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_MALF_TLP2 (1 << 6)
|
|
|
|
/* Receiver Overflow Status Status for Function 2, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_RX_OFLOW2 (1 << 5)
|
|
|
|
/* Unexpected Completion Status Status for Function 2, if set, generate
|
|
* pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_UNEXP_CPL2 (1 << 4)
|
|
|
|
/* Receive UR Statusfor Function 2. If set, generate pcie_err_attn output
|
|
* when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_MASTER_ABRT2 (1 << 3)
|
|
|
|
/* Completer Timeout Status Status for Function 2, if set, generate
|
|
* pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_CPL_TIMEOUT2 (1 << 2)
|
|
|
|
/* Flow Control Protocol Error Status Status for Function 2, if set,
|
|
* generate pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_FC_PRTL2 (1 << 1)
|
|
|
|
/* Poisoned Error Status Status for Function 2, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC345_STAT_ERR_PSND_TLP2 (1 << 0)
|
|
#define PXPCS_TL_FUNC678_STAT 0x85C
|
|
#define PXPCS_TL_FUNC678_STAT_PRI_SIG_TARGET_ABORT7 (1 << 29) /* WC */
|
|
|
|
/* Unsupported Request Error Status in function7, if set, generate
|
|
* pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_UNSPPORT7 (1 << 28)
|
|
|
|
/* ECRC Error TLP Status Status in function 7, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_ECRC7 (1 << 27)
|
|
|
|
/* Malformed TLP Status Status in function 7, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_MALF_TLP7 (1 << 26)
|
|
|
|
/* Receiver Overflow Status Status in function 7, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_RX_OFLOW7 (1 << 25)
|
|
|
|
/* Unexpected Completion Status Status in function 7, if set, generate
|
|
* pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_UNEXP_CPL7 (1 << 24)
|
|
|
|
/* Receive UR Statusin function 7. If set, generate pcie_err_attn
|
|
* output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_MASTER_ABRT7 (1 << 23)
|
|
|
|
/* Completer Timeout Status Status in function 7, if set, generate
|
|
* pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_CPL_TIMEOUT7 (1 << 22)
|
|
|
|
/* Flow Control Protocol Error Status Status in function 7, if set,
|
|
* generate pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_FC_PRTL7 (1 << 21)
|
|
|
|
/* Poisoned Error Status Status in function 7, if set,
|
|
* generate pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_PSND_TLP7 (1 << 20)
|
|
#define PXPCS_TL_FUNC678_STAT_PRI_SIG_TARGET_ABORT6 (1 << 19) /* WC */
|
|
|
|
/* Unsupported Request Error Status in function6, if set, generate
|
|
* pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_UNSPPORT6 (1 << 18)
|
|
|
|
/* ECRC Error TLP Status Status in function 6, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_ECRC6 (1 << 17)
|
|
|
|
/* Malformed TLP Status Status in function 6, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_MALF_TLP6 (1 << 16)
|
|
|
|
/* Receiver Overflow Status Status in function 6, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_RX_OFLOW6 (1 << 15)
|
|
|
|
/* Unexpected Completion Status Status in function 6, if set,
|
|
* generate pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_UNEXP_CPL6 (1 << 14)
|
|
|
|
/* Receive UR Statusin function 6. If set, generate pcie_err_attn
|
|
* output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_MASTER_ABRT6 (1 << 13)
|
|
|
|
/* Completer Timeout Status Status in function 6, if set, generate
|
|
* pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_CPL_TIMEOUT6 (1 << 12)
|
|
|
|
/* Flow Control Protocol Error Status Status in function 6, if set,
|
|
* generate pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_FC_PRTL6 (1 << 11)
|
|
|
|
/* Poisoned Error Status Status in function 6, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_PSND_TLP6 (1 << 10)
|
|
#define PXPCS_TL_FUNC678_STAT_PRI_SIG_TARGET_ABORT5 (1 << 9) /* WC */
|
|
|
|
/* Unsupported Request Error Status for Function 5, if set,
|
|
* generate pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_UNSPPORT5 (1 << 8)
|
|
|
|
/* ECRC Error TLP Status Status for Function 5, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_ECRC5 (1 << 7)
|
|
|
|
/* Malformed TLP Status Status for Function 5, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_MALF_TLP5 (1 << 6)
|
|
|
|
/* Receiver Overflow Status Status for Function 5, if set, generate
|
|
* pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_RX_OFLOW5 (1 << 5)
|
|
|
|
/* Unexpected Completion Status Status for Function 5, if set, generate
|
|
* pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_UNEXP_CPL5 (1 << 4)
|
|
|
|
/* Receive UR Statusfor Function 5. If set, generate pcie_err_attn output
|
|
* when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_MASTER_ABRT5 (1 << 3)
|
|
|
|
/* Completer Timeout Status Status for Function 5, if set, generate
|
|
* pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_CPL_TIMEOUT5 (1 << 2)
|
|
|
|
/* Flow Control Protocol Error Status Status for Function 5, if set,
|
|
* generate pcie_err_attn output when this error is seen. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_FC_PRTL5 (1 << 1)
|
|
|
|
/* Poisoned Error Status Status for Function 5, if set,
|
|
* generate pcie_err_attn output when this error is seen.. WC
|
|
*/
|
|
#define PXPCS_TL_FUNC678_STAT_ERR_PSND_TLP5 (1 << 0)
|
|
|
|
/* PCI CAPABILITIES
|
|
*/
|
|
|
|
#define PCI_CAP_PCIE 0x10 /*PCIe capability ID*/
|
|
|
|
#define PCIE_DEV_CAPS 0x04
|
|
#ifndef PCIE_DEV_CAPS_FLR_CAPABILITY
|
|
#define PCIE_DEV_CAPS_FLR_CAPABILITY (1 << 28)
|
|
#endif
|
|
|
|
#define PCIE_DEV_CTRL 0x08
|
|
#define PCIE_DEV_CTRL_FLR 0x8000
|
|
|
|
#define PCIE_DEV_STATUS 0x0A
|
|
#ifndef PCIE_DEV_STATUS_PENDING_TRANSACTION
|
|
#define PCIE_DEV_STATUS_PENDING_TRANSACTION (1 << 5)
|
|
#endif
|
|
|
|
#ifndef PCI_CAPABILITY_LIST
|
|
/* Ofset of first capability list entry */
|
|
#define PCI_CAPABILITY_LIST 0x34
|
|
#endif
|
|
|
|
#define PCI_CAPABILITY_LIST_MASK 0xff
|
|
|
|
#ifndef PCI_CB_CAPABILITY_LIST
|
|
#define PCI_CB_CAPABILITY_LIST 0x14
|
|
#endif
|
|
|
|
#if (defined(__LINUX)) || (defined(PCI_CAP_LIST_ID))
|
|
#define PCI_CAP_LIST_ID_DEF
|
|
#endif
|
|
#if (defined(__LINUX)) || (defined(PCI_CAP_LIST_NEXT))
|
|
#define PCI_CAP_LIST_NEXT_DEF
|
|
#endif
|
|
#if (defined(__LINUX)) || (defined(PCI_STATUS))
|
|
#define PCI_STATUS_DEF
|
|
#endif
|
|
#if (defined(__LINUX)) || (defined(PCI_STATUS_CAP_LIST))
|
|
#define PCI_STATUS_CAP_LIST_DEF
|
|
#endif
|
|
|
|
#ifndef PCI_CAP_LIST_ID_DEF
|
|
#define PCI_CAP_LIST_ID 0x0 /* Capability ID */
|
|
#endif
|
|
|
|
#define PCI_CAP_LIST_ID_MASK 0xff
|
|
|
|
#ifndef PCI_CAP_LIST_NEXT_DEF
|
|
/* Next capability in the list */
|
|
#define PCI_CAP_LIST_NEXT 0x1
|
|
#endif
|
|
|
|
#define PCI_CAP_LIST_NEXT_MASK 0xff
|
|
|
|
#ifndef PCI_STATUS_DEF
|
|
#define PCI_STATUS 0x6 /* 16 bits */
|
|
#endif
|
|
#ifndef PCI_STATUS_CAP_LIST_DEF
|
|
/* Support Capability List */
|
|
#define PCI_STATUS_CAP_LIST 0x10
|
|
#endif
|
|
|
|
#ifndef PCI_SRIOV_CAP
|
|
|
|
/* Some PCI Config defines... need to put this in a better location... */
|
|
#define PCI_SRIOV_CAP 0x04 /* SR-IOV Capabilities */
|
|
#define PCI_SRIOV_CAP_VFM 0x01 /* VF Migration Capable */
|
|
#define PCI_SRIOV_CAP_INTR(x) ((x) >> 21) /* Interrupt Message Number */
|
|
#define PCI_EXT_CAP_ID_SRIOV 0x10 /* Single Root I/O Virtualization */
|
|
#define PCI_SRIOV_CTRL 0x08 /* SR-IOV Control */
|
|
#define PCI_SRIOV_CTRL_VFE 0x01 /* VF Enable */
|
|
#define PCI_SRIOV_CTRL_VFM 0x02 /* VF Migration Enable */
|
|
#define PCI_SRIOV_CTRL_INTR 0x04 /* VF Migration Interrupt Enable */
|
|
#define PCI_SRIOV_CTRL_MSE 0x08 /* VF Memory Space Enable */
|
|
#define PCI_SRIOV_CTRL_ARI 0x10 /* ARI Capable Hierarchy */
|
|
#define PCI_SRIOV_STATUS 0x0a /* SR-IOV Status */
|
|
#define PCI_SRIOV_STATUS_VFM 0x01 /* VF Migration Status */
|
|
#define PCI_SRIOV_INITIAL_VF 0x0c /* Initial VFs */
|
|
#define PCI_SRIOV_TOTAL_VF 0x0e /* Total VFs */
|
|
#define PCI_SRIOV_NUM_VF 0x10 /* Number of VFs */
|
|
#define PCI_SRIOV_FUNC_LINK 0x12 /* Function Dependency Link */
|
|
#define PCI_SRIOV_VF_OFFSET 0x14 /* First VF Offset */
|
|
#define PCI_SRIOV_VF_STRIDE 0x16 /* Following VF Stride */
|
|
#define PCI_SRIOV_VF_DID 0x1a /* VF Device ID */
|
|
#define PCI_SRIOV_SUP_PGSIZE 0x1c /* Supported Page Sizes */
|
|
#define PCI_SRIOV_SYS_PGSIZE 0x20 /* System Page Size */
|
|
|
|
#endif
|
|
|
|
#ifndef PCI_CAP_ID_EXP
|
|
#define PCI_CAP_ID_EXP 0x10 /* PCI Express */
|
|
#endif
|
|
#ifndef PCI_EXP_DEVCTL
|
|
#define PCI_EXP_DEVCTL 8 /* Device Control */
|
|
#endif
|
|
#ifndef PCI_EXP_DEVCTL_RELAX_EN
|
|
#define PCI_EXP_DEVCTL_RELAX_EN 0x0010 /* Enable relaxed ordering */
|
|
#endif
|
|
|
|
#endif
|