373bbe25ff
* Orion
- 88F5181
- 88F5182
- 88F5281
* Kirkwood
- 88F6281
* Discovery
- MV78100
The above families of SOCs are built around CPU cores compliant with ARMv5TE
instruction set architecture definition. They share a number of integrated
peripherals. This commit brings support for the following basic elements:
* GPIO
* Interrupt controller
* L1, L2 cache
* Timers, watchdog, RTC
* TWSI (I2C)
* UART
Other peripherals drivers will be introduced separately.
Reviewed by: imp, marcel, stass (Thanks guys!)
Obtained from: Marvell, Semihalf
91 lines
2.8 KiB
C
91 lines
2.8 KiB
C
/*-
|
|
* Copyright (C) 2007 MARVELL INTERNATIONAL LTD.
|
|
* All rights reserved.
|
|
*
|
|
* Developed by Semihalf.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. Neither the name of MARVELL nor the names of contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*/
|
|
|
|
#include "opt_uart.h"
|
|
|
|
#include <sys/cdefs.h>
|
|
__FBSDID("$FreeBSD$");
|
|
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/bus.h>
|
|
#include <sys/cons.h>
|
|
|
|
#include <machine/bus.h>
|
|
|
|
#include <dev/uart/uart.h>
|
|
#include <dev/uart/uart_cpu.h>
|
|
|
|
#include <arm/mv/mvreg.h>
|
|
#include <arm/mv/mvvar.h>
|
|
|
|
bus_space_tag_t uart_bus_space_io;
|
|
bus_space_tag_t uart_bus_space_mem;
|
|
|
|
int
|
|
uart_cpu_eqres(struct uart_bas *b1, struct uart_bas *b2)
|
|
{
|
|
return ((b1->bsh == b2->bsh && b1->bst == b2->bst) ? 1 : 0);
|
|
}
|
|
|
|
int
|
|
uart_cpu_getdev(int devtype, struct uart_devinfo *di)
|
|
{
|
|
struct uart_class *class = &uart_ns8250_class;
|
|
|
|
/*
|
|
* If env specification for UART exists it takes precedence:
|
|
* hw.uart.console="mm:0xf1012000" or similar
|
|
*/
|
|
if (uart_getenv(devtype, di, class) == 0)
|
|
return (0);
|
|
/*
|
|
* Fall back to default UART0 console settings
|
|
*/
|
|
di->ops = uart_getops(class);
|
|
di->bas.chan = 0;
|
|
di->bas.bst = obio_tag;
|
|
if (bus_space_map(di->bas.bst, MV_UART0_BASE, MV_UART_SIZE,
|
|
0, &di->bas.bsh) != 0)
|
|
return (ENXIO);
|
|
|
|
di->baudrate = 115200;
|
|
di->bas.regshft = 2;
|
|
di->bas.rclk = get_tclk();
|
|
di->databits = 8;
|
|
di->stopbits = 1;
|
|
di->parity = UART_PARITY_NONE;
|
|
uart_bus_space_mem = obio_tag;
|
|
uart_bus_space_io = NULL;
|
|
|
|
return (0);
|
|
}
|