8eefd80d06
Reviewed by: Submitted by: Obtained from: CVS:
2292 lines
58 KiB
C
2292 lines
58 KiB
C
/*-
|
|
* Copyright (c) 1991 The Regents of the University of California.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
* must display the following acknowledgement:
|
|
* This product includes software developed by the University of
|
|
* California, Berkeley and its contributors.
|
|
* 4. Neither the name of the University nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*
|
|
* from: @(#)com.c 7.5 (Berkeley) 5/16/91
|
|
* $Id: sio.c,v 1.74 1995/03/28 10:51:59 ache Exp $
|
|
*/
|
|
|
|
#include "sio.h"
|
|
#if NSIO > 0
|
|
/*
|
|
* Serial driver, based on 386BSD-0.1 com driver.
|
|
* Mostly rewritten to use pseudo-DMA.
|
|
* Works for National Semiconductor NS8250-NS16550AF UARTs.
|
|
* COM driver, based on HP dca driver.
|
|
*/
|
|
#include <sys/param.h>
|
|
#include <sys/systm.h>
|
|
#include <sys/reboot.h>
|
|
#include <sys/ioctl.h>
|
|
#define TTYDEFCHARS /* XXX TK2.0 */
|
|
#include <sys/tty.h>
|
|
#undef TTYDEFCHARS
|
|
#include <sys/proc.h>
|
|
#include <sys/user.h>
|
|
#include <sys/conf.h>
|
|
#include <sys/dkstat.h>
|
|
#include <sys/file.h>
|
|
#include <sys/uio.h>
|
|
#include <sys/kernel.h>
|
|
#include <sys/malloc.h>
|
|
#include <sys/syslog.h>
|
|
#include <sys/devconf.h>
|
|
|
|
#include <machine/clock.h>
|
|
|
|
#include <i386/isa/icu.h> /* XXX just to get at `imen' */
|
|
#include <i386/isa/isa.h>
|
|
#include <i386/isa/isa_device.h>
|
|
#include <i386/isa/sioreg.h>
|
|
#include <i386/isa/ic/ns16550.h>
|
|
|
|
/*
|
|
* XXX temporary kludges for 2.0 (XXX TK2.0).
|
|
*/
|
|
#define TSA_CARR_ON(tp) ((void *)&(tp)->t_rawq)
|
|
#define TSA_OCOMPLETE(tp) ((void *)&(tp)->t_outq)
|
|
#define TSA_OLOWAT(tp) ((void *)&(tp)->t_outq)
|
|
void
|
|
termioschars(t)
|
|
struct termios *t;
|
|
{
|
|
|
|
bcopy(ttydefchars, t->c_cc, sizeof t->c_cc);
|
|
}
|
|
|
|
#define LOTS_OF_EVENTS 64 /* helps separate urgent events from input */
|
|
#define RB_I_HIGH_WATER (TTYHOG - 2 * RS_IBUFSIZE)
|
|
#define RS_IBUFSIZE 256
|
|
#define TTY_BI TTY_FE /* XXX */
|
|
#define TTY_OE TTY_PE /* XXX */
|
|
|
|
#define CALLOUT_MASK 0x80
|
|
#define CONTROL_MASK 0x60
|
|
#define CONTROL_INIT_STATE 0x20
|
|
#define CONTROL_LOCK_STATE 0x40
|
|
#define DEV_TO_UNIT(dev) (MINOR_TO_UNIT(minor(dev)))
|
|
#define MINOR_MAGIC_MASK (CALLOUT_MASK | CONTROL_MASK)
|
|
#define MINOR_TO_UNIT(mynor) ((mynor) & ~MINOR_MAGIC_MASK)
|
|
|
|
#ifdef COM_MULTIPORT
|
|
/* checks in flags for multiport and which is multiport "master chip"
|
|
* for a given card
|
|
*/
|
|
#define COM_ISMULTIPORT(dev) ((dev)->id_flags & 0x01)
|
|
#define COM_MPMASTER(dev) (((dev)->id_flags >> 8) & 0x0ff)
|
|
#define COM_NOTAST4(dev) ((dev)->id_flags & 0x04)
|
|
#endif /* COM_MULTIPORT */
|
|
|
|
#define COM_NOFIFO(dev) ((dev)->id_flags & 0x02)
|
|
#define COM_VERBOSE(dev) ((dev)->id_flags & 0x80)
|
|
|
|
#define com_scr 7 /* scratch register for 16450-16550 (R/W) */
|
|
|
|
/*
|
|
* Input buffer watermarks.
|
|
* The external device is asked to stop sending when the buffer exactly reaches
|
|
* high water, or when the high level requests it.
|
|
* The high level is notified immediately (rather than at a later clock tick)
|
|
* when this watermark is reached.
|
|
* The buffer size is chosen so the watermark should almost never be reached.
|
|
* The low watermark is invisibly 0 since the buffer is always emptied all at
|
|
* once.
|
|
*/
|
|
#define RS_IHIGHWATER (3 * RS_IBUFSIZE / 4)
|
|
|
|
/*
|
|
* com state bits.
|
|
* (CS_BUSY | CS_TTGO) and (CS_BUSY | CS_TTGO | CS_ODEVREADY) must be higher
|
|
* than the other bits so that they can be tested as a group without masking
|
|
* off the low bits.
|
|
*
|
|
* The following com and tty flags correspond closely:
|
|
* CS_BUSY = TS_BUSY (maintained by comstart() and comflush())
|
|
* CS_TTGO = ~TS_TTSTOP (maintained by comstart() and siostop())
|
|
* CS_CTS_OFLOW = CCTS_OFLOW (maintained by comparam())
|
|
* CS_RTS_IFLOW = CRTS_IFLOW (maintained by comparam())
|
|
* TS_FLUSH is not used.
|
|
* XXX I think TIOCSETA doesn't clear TS_TTSTOP when it clears IXON.
|
|
* XXX CS_*FLOW should be CF_*FLOW in com->flags (control flags not state).
|
|
*/
|
|
#define CS_BUSY 0x80 /* output in progress */
|
|
#define CS_TTGO 0x40 /* output not stopped by XOFF */
|
|
#define CS_ODEVREADY 0x20 /* external device h/w ready (CTS) */
|
|
#define CS_CHECKMSR 1 /* check of MSR scheduled */
|
|
#define CS_CTS_OFLOW 2 /* use CTS output flow control */
|
|
#define CS_DTR_OFF 0x10 /* DTR held off */
|
|
#define CS_ODONE 4 /* output completed */
|
|
#define CS_RTS_IFLOW 8 /* use RTS input flow control */
|
|
|
|
static char const * const error_desc[] = {
|
|
#define CE_OVERRUN 0
|
|
"silo overflow",
|
|
#define CE_INTERRUPT_BUF_OVERFLOW 1
|
|
"interrupt-level buffer overflow",
|
|
#define CE_TTY_BUF_OVERFLOW 2
|
|
"tty-level buffer overflow",
|
|
};
|
|
|
|
#define CE_NTYPES 3
|
|
#define CE_RECORD(com, errnum) (++(com)->delta_error_counts[errnum])
|
|
|
|
/* types. XXX - should be elsewhere */
|
|
typedef u_int Port_t; /* hardware port */
|
|
typedef u_char bool_t; /* boolean */
|
|
|
|
/* com device structure */
|
|
struct com_s {
|
|
u_char state; /* miscellaneous flag bits */
|
|
bool_t active_out; /* nonzero if the callout device is open */
|
|
u_char cfcr_image; /* copy of value written to CFCR */
|
|
u_char ftl; /* current rx fifo trigger level */
|
|
u_char ftl_init; /* ftl_max for next open() */
|
|
u_char ftl_max; /* maximum ftl for curent open() */
|
|
bool_t hasfifo; /* nonzero for 16550 UARTs */
|
|
u_char mcr_image; /* copy of value written to MCR */
|
|
#ifdef COM_MULTIPORT
|
|
bool_t multiport; /* is this unit part of a multiport device? */
|
|
#endif /* COM_MULTIPORT */
|
|
bool_t no_irq; /* nonzero if irq is not attached */
|
|
bool_t poll; /* nonzero if polling is required */
|
|
int dtr_wait; /* time to hold DTR down on close (* 1/hz) */
|
|
u_int tx_fifo_size;
|
|
u_int wopeners; /* # processes waiting for DCD in open() */
|
|
|
|
/*
|
|
* The high level of the driver never reads status registers directly
|
|
* because there would be too many side effects to handle conveniently.
|
|
* Instead, it reads copies of the registers stored here by the
|
|
* interrupt handler.
|
|
*/
|
|
u_char last_modem_status; /* last MSR read by intr handler */
|
|
u_char prev_modem_status; /* last MSR handled by high level */
|
|
|
|
u_char hotchar; /* ldisc-specific char to be handled ASAP */
|
|
u_char *ibuf; /* start of input buffer */
|
|
u_char *ibufend; /* end of input buffer */
|
|
u_char *ihighwater; /* threshold in input buffer */
|
|
u_char *iptr; /* next free spot in input buffer */
|
|
|
|
u_char *obufend; /* end of output buffer */
|
|
u_char *optr; /* next char to output */
|
|
|
|
Port_t data_port; /* i/o ports */
|
|
Port_t int_id_port;
|
|
Port_t iobase;
|
|
Port_t modem_ctl_port;
|
|
Port_t line_status_port;
|
|
Port_t modem_status_port;
|
|
|
|
struct tty *tp; /* cross reference */
|
|
|
|
/* Initial state. */
|
|
struct termios it_in; /* should be in struct tty */
|
|
struct termios it_out;
|
|
|
|
/* Lock state. */
|
|
struct termios lt_in; /* should be in struct tty */
|
|
struct termios lt_out;
|
|
|
|
bool_t do_timestamp;
|
|
struct timeval timestamp;
|
|
|
|
u_long bytes_in; /* statistics */
|
|
u_long bytes_out;
|
|
u_int delta_error_counts[CE_NTYPES];
|
|
u_long error_counts[CE_NTYPES];
|
|
|
|
/*
|
|
* Ping-pong input buffers. The extra factor of 2 in the sizes is
|
|
* to allow for an error byte for each input byte.
|
|
*/
|
|
#define CE_INPUT_OFFSET RS_IBUFSIZE
|
|
u_char ibuf1[2 * RS_IBUFSIZE];
|
|
u_char ibuf2[2 * RS_IBUFSIZE];
|
|
|
|
/*
|
|
* Output buffer. Someday we should avoid copying. Twice.
|
|
*/
|
|
u_char obuf[256];
|
|
};
|
|
|
|
/*
|
|
* The public functions in the com module ought to be declared in a com-driver
|
|
* system header.
|
|
*/
|
|
|
|
/* Interrupt handling entry points. */
|
|
void siointr __P((int unit));
|
|
void siopoll __P((void));
|
|
|
|
/* Device switch entry points. */
|
|
int sioopen __P((dev_t dev, int oflags, int devtype,
|
|
struct proc *p));
|
|
int sioclose __P((dev_t dev, int fflag, int devtype,
|
|
struct proc *p));
|
|
int sioread __P((dev_t dev, struct uio *uio, int ioflag));
|
|
int siowrite __P((dev_t dev, struct uio *uio, int ioflag));
|
|
int sioioctl __P((dev_t dev, int cmd, caddr_t data,
|
|
int fflag, struct proc *p));
|
|
void siostop __P((struct tty *tp, int rw));
|
|
#define sioreset noreset
|
|
int sioselect __P((dev_t dev, int rw, struct proc *p));
|
|
#define siommap nommap
|
|
#define siostrategy nostrategy
|
|
|
|
/* Console device entry points. */
|
|
int siocncheckc __P((dev_t dev));
|
|
int siocngetc __P((dev_t dev));
|
|
struct consdev;
|
|
void siocninit __P((struct consdev *cp));
|
|
void siocnprobe __P((struct consdev *cp));
|
|
void siocnputc __P((dev_t dev, int c));
|
|
|
|
static int sioattach __P((struct isa_device *dev));
|
|
static timeout_t siodtrwakeup;
|
|
static void comflush __P((struct com_s *com));
|
|
static void comhardclose __P((struct com_s *com));
|
|
static void siointr1 __P((struct com_s *com));
|
|
static void commctl __P((struct com_s *com, int bits, int how));
|
|
static int comparam __P((struct tty *tp, struct termios *t));
|
|
static int sioprobe __P((struct isa_device *dev));
|
|
static void sioregisterdev __P((struct isa_device *id));
|
|
static void comstart __P((struct tty *tp));
|
|
static timeout_t comwakeup;
|
|
static int tiocm_xxx2mcr __P((int tiocm_xxx));
|
|
|
|
#ifdef DSI_SOFT_MODEM
|
|
static int LoadSoftModem __P((int unit,int base_io, u_long size, u_char *ptr));
|
|
#endif /* DSI_SOFT_MODEM */
|
|
|
|
/* table and macro for fast conversion from a unit number to its com struct */
|
|
static struct com_s *p_com_addr[NSIO];
|
|
#define com_addr(unit) (p_com_addr[unit])
|
|
|
|
static struct timeval intr_timestamp;
|
|
|
|
struct isa_driver siodriver = {
|
|
sioprobe, sioattach, "sio"
|
|
};
|
|
|
|
#ifdef COMCONSOLE
|
|
#undef COMCONSOLE
|
|
#define COMCONSOLE 1
|
|
#else
|
|
#define COMCONSOLE 0
|
|
#endif
|
|
|
|
static int comconsole = CONUNIT;
|
|
static speed_t comdefaultrate = TTYDEF_SPEED;
|
|
static u_int com_events; /* input chars + weighted output completions */
|
|
static int commajor;
|
|
#if 0 /* XXX TK2.0 */
|
|
struct tty *sio_tty[NSIO];
|
|
#else
|
|
struct tty sio_tty[NSIO];
|
|
#endif
|
|
|
|
#ifdef KGDB
|
|
#include <machine/remote-sl.h>
|
|
|
|
extern int kgdb_dev;
|
|
extern int kgdb_rate;
|
|
extern int kgdb_debug_init;
|
|
#endif
|
|
|
|
static struct speedtab comspeedtab[] = {
|
|
0, 0,
|
|
50, COMBRD(50),
|
|
75, COMBRD(75),
|
|
110, COMBRD(110),
|
|
134, COMBRD(134),
|
|
150, COMBRD(150),
|
|
200, COMBRD(200),
|
|
300, COMBRD(300),
|
|
600, COMBRD(600),
|
|
1200, COMBRD(1200),
|
|
1800, COMBRD(1800),
|
|
2400, COMBRD(2400),
|
|
4800, COMBRD(4800),
|
|
9600, COMBRD(9600),
|
|
19200, COMBRD(19200),
|
|
38400, COMBRD(38400),
|
|
57600, COMBRD(57600),
|
|
115200, COMBRD(115200),
|
|
-1, -1
|
|
};
|
|
|
|
/* XXX - configure this list */
|
|
static Port_t likely_com_ports[] = { 0x3f8, 0x2f8, 0x3e8, 0x2e8, };
|
|
|
|
static int
|
|
sioprobe(dev)
|
|
struct isa_device *dev;
|
|
{
|
|
static bool_t already_init;
|
|
Port_t *com_ptr;
|
|
bool_t failures[10];
|
|
int fn;
|
|
struct isa_device *idev;
|
|
Port_t iobase;
|
|
u_char mcr_image;
|
|
int result;
|
|
|
|
if (!already_init) {
|
|
/*
|
|
* Turn off MCR_IENABLE for all likely serial ports. An unused
|
|
* port with its MCR_IENABLE gate open will inhibit interrupts
|
|
* from any used port that shares the interrupt vector.
|
|
* XXX the gate enable is elsewhere for some multiports.
|
|
*/
|
|
for (com_ptr = likely_com_ports;
|
|
com_ptr < &likely_com_ports[sizeof likely_com_ports
|
|
/ sizeof likely_com_ports[0]];
|
|
++com_ptr)
|
|
outb(*com_ptr + com_mcr, 0);
|
|
already_init = TRUE;
|
|
}
|
|
|
|
/*
|
|
* If the device is on a multiport card and has an AST/4
|
|
* compatible interrupt control register, initialize this
|
|
* register and prepare to leave MCR_IENABLE clear in the mcr.
|
|
* Otherwise, prepare to set MCR_IENABLE in the mcr.
|
|
* Point idev to the device struct giving the correct id_irq.
|
|
* This is the struct for the master device if there is one.
|
|
*/
|
|
idev = dev;
|
|
mcr_image = MCR_IENABLE;
|
|
#ifdef COM_MULTIPORT
|
|
if (COM_ISMULTIPORT(dev)) {
|
|
idev = find_isadev(isa_devtab_tty, &siodriver,
|
|
COM_MPMASTER(dev));
|
|
if (idev == NULL) {
|
|
printf("sio%d: master device %d not configured\n",
|
|
dev->id_unit, COM_MPMASTER(dev));
|
|
return (0);
|
|
}
|
|
if (!COM_NOTAST4(dev)) {
|
|
outb(idev->id_iobase + com_scr,
|
|
idev->id_irq ? 0x80 : 0);
|
|
mcr_image = 0;
|
|
}
|
|
}
|
|
#endif /* COM_MULTIPORT */
|
|
if (idev->id_irq == 0)
|
|
mcr_image = 0;
|
|
|
|
bzero(failures, sizeof failures);
|
|
iobase = dev->id_iobase;
|
|
|
|
/*
|
|
* We don't want to get actual interrupts, just masked ones.
|
|
* Interrupts from this line should already be masked in the ICU,
|
|
* but mask them in the processor as well in case there are some
|
|
* (misconfigured) shared interrupts.
|
|
*/
|
|
disable_intr();
|
|
/* EXTRA DELAY? */
|
|
|
|
/*
|
|
* XXX DELAY() reenables CPU interrupts. This is a problem for
|
|
* shared interrupts after the first device using one has been
|
|
* successfully probed - config_isadev() has enabled the interrupt
|
|
* in the ICU.
|
|
*/
|
|
outb(IO_ICU1 + 1, 0xff);
|
|
|
|
/*
|
|
* Initialize the speed and the word size and wait long enough to
|
|
* drain the maximum of 16 bytes of junk in device output queues.
|
|
* The speed is undefined after a master reset and must be set
|
|
* before relying on anything related to output. There may be
|
|
* junk after a (very fast) soft reboot and (apparently) after
|
|
* master reset.
|
|
* XXX what about the UART bug avoided by waiting in comparam()?
|
|
* We don't want to to wait long enough to drain at 2 bps.
|
|
*/
|
|
outb(iobase + com_cfcr, CFCR_DLAB);
|
|
outb(iobase + com_dlbl, COMBRD(9600) & 0xff);
|
|
outb(iobase + com_dlbh, (u_int) COMBRD(9600) >> 8);
|
|
outb(iobase + com_cfcr, CFCR_8BITS);
|
|
DELAY((16 + 1) * 1000000 / (9600 / 10));
|
|
|
|
/*
|
|
* Enable the interrupt gate and disable device interupts. This
|
|
* should leave the device driving the interrupt line low and
|
|
* guarantee an edge trigger if an interrupt can be generated.
|
|
*/
|
|
/* EXTRA DELAY? */
|
|
outb(iobase + com_mcr, mcr_image);
|
|
outb(iobase + com_ier, 0);
|
|
|
|
/*
|
|
* Attempt to set loopback mode so that we can send a null byte
|
|
* without annoying any external device.
|
|
*/
|
|
/* EXTRA DELAY? */
|
|
outb(iobase + com_mcr, mcr_image | MCR_LOOPBACK);
|
|
|
|
/*
|
|
* Attempt to generate an output interrupt. On 8250's, setting
|
|
* IER_ETXRDY generates an interrupt independent of the current
|
|
* setting and independent of whether the THR is empty. On 16450's,
|
|
* setting IER_ETXRDY generates an interrupt independent of the
|
|
* current setting. On 16550A's, setting IER_ETXRDY only
|
|
* generates an interrupt when IER_ETXRDY is not already set.
|
|
*/
|
|
outb(iobase + com_ier, IER_ETXRDY);
|
|
|
|
/*
|
|
* On some 16x50 incompatibles, setting IER_ETXRDY doesn't generate
|
|
* an interrupt. They'd better generate one for actually doing
|
|
* output. Loopback may be broken on the same incompatibles but
|
|
* it's unlikely to do more than allow the null byte out.
|
|
*/
|
|
outb(iobase + com_data, 0);
|
|
DELAY((1 + 2) * 1000000 / (9600 / 10));
|
|
|
|
/*
|
|
* Turn off loopback mode so that the interrupt gate works again
|
|
* (MCR_IENABLE was hidden). This should leave the device driving
|
|
* an interrupt line high. It doesn't matter if the interrupt
|
|
* line oscillates while we are not looking at it, since interrupts
|
|
* are disabled.
|
|
*/
|
|
/* EXTRA DELAY? */
|
|
outb(iobase + com_mcr, mcr_image);
|
|
|
|
/*
|
|
* Check that
|
|
* o the CFCR, IER and MCR in UART hold the values written to them
|
|
* (the values happen to be all distinct - this is good for
|
|
* avoiding false positive tests from bus echoes).
|
|
* o an output interrupt is generated and its vector is correct.
|
|
* o the interrupt goes away when the IIR in the UART is read.
|
|
*/
|
|
/* EXTRA DELAY? */
|
|
failures[0] = inb(iobase + com_cfcr) - CFCR_8BITS;
|
|
failures[1] = inb(iobase + com_ier) - IER_ETXRDY;
|
|
failures[2] = inb(iobase + com_mcr) - mcr_image;
|
|
if (idev->id_irq != 0)
|
|
failures[3] = isa_irq_pending(idev) ? 0 : 1;
|
|
failures[4] = (inb(iobase + com_iir) & IIR_IMASK) - IIR_TXRDY;
|
|
if (idev->id_irq != 0)
|
|
failures[5] = isa_irq_pending(idev) ? 1 : 0;
|
|
failures[6] = (inb(iobase + com_iir) & IIR_IMASK) - IIR_NOPEND;
|
|
|
|
/*
|
|
* Turn off all device interrupts and check that they go off properly.
|
|
* Leave MCR_IENABLE alone. For ports without a master port, it gates
|
|
* the OUT2 output of the UART to
|
|
* the ICU input. Closing the gate would give a floating ICU input
|
|
* (unless there is another device driving at) and spurious interrupts.
|
|
* (On the system that this was first tested on, the input floats high
|
|
* and gives a (masked) interrupt as soon as the gate is closed.)
|
|
*/
|
|
outb(iobase + com_ier, 0);
|
|
outb(iobase + com_cfcr, CFCR_8BITS); /* dummy to avoid bus echo */
|
|
failures[7] = inb(iobase + com_ier);
|
|
if (idev->id_irq != 0)
|
|
failures[8] = isa_irq_pending(idev) ? 1 : 0;
|
|
failures[9] = (inb(iobase + com_iir) & IIR_IMASK) - IIR_NOPEND;
|
|
|
|
outb(IO_ICU1 + 1, imen); /* XXX */
|
|
enable_intr();
|
|
|
|
result = IO_COMSIZE;
|
|
for (fn = 0; fn < sizeof failures; ++fn)
|
|
if (failures[fn]) {
|
|
outb(iobase + com_mcr, 0);
|
|
result = 0;
|
|
if (COM_VERBOSE(dev))
|
|
printf("sio%d: probe test %d failed\n",
|
|
dev->id_unit, fn);
|
|
}
|
|
return (result);
|
|
}
|
|
|
|
static struct kern_devconf kdc_sio[NSIO] = { {
|
|
0, 0, 0, /* filled in by dev_attach */
|
|
"sio", 0, { MDDT_ISA, 0, "tty" },
|
|
isa_generic_externalize, 0, 0, ISA_EXTERNALLEN,
|
|
&kdc_isa0, /* parent */
|
|
0, /* parentdata */
|
|
DC_UNCONFIGURED,
|
|
"RS-232 serial port"
|
|
} };
|
|
|
|
static void
|
|
sioregisterdev(id)
|
|
struct isa_device *id;
|
|
{
|
|
int unit;
|
|
|
|
unit = id->id_unit;
|
|
if (unit != 0)
|
|
kdc_sio[unit] = kdc_sio[0];
|
|
kdc_sio[unit].kdc_unit = unit;
|
|
kdc_sio[unit].kdc_isa = id;
|
|
kdc_sio[unit].kdc_state = DC_IDLE;
|
|
dev_attach(&kdc_sio[unit]);
|
|
}
|
|
|
|
|
|
static int
|
|
sioattach(isdp)
|
|
struct isa_device *isdp;
|
|
{
|
|
struct com_s *com;
|
|
static bool_t comwakeup_started = FALSE;
|
|
Port_t iobase;
|
|
int s;
|
|
int unit;
|
|
|
|
isdp->id_ri_flags |= RI_FAST;
|
|
iobase = isdp->id_iobase;
|
|
unit = isdp->id_unit;
|
|
com = malloc(sizeof *com, M_TTYS, M_NOWAIT);
|
|
if (com == NULL)
|
|
return (0);
|
|
|
|
/*
|
|
* sioprobe() has initialized the device registers as follows:
|
|
* o cfcr = CFCR_8BITS.
|
|
* It is most important that CFCR_DLAB is off, so that the
|
|
* data port is not hidden when we enable interrupts.
|
|
* o ier = 0.
|
|
* Interrupts are only enabled when the line is open.
|
|
* o mcr = MCR_IENABLE, or 0 if the port has AST/4 compatible
|
|
* interrupt control register or the config specifies no irq.
|
|
* Keeping MCR_DTR and MCR_RTS off might stop the external
|
|
* device from sending before we are ready.
|
|
*/
|
|
bzero(com, sizeof *com);
|
|
com->cfcr_image = CFCR_8BITS;
|
|
com->dtr_wait = 3 * hz;
|
|
com->no_irq = isdp->id_irq == 0;
|
|
com->tx_fifo_size = 1;
|
|
com->iptr = com->ibuf = com->ibuf1;
|
|
com->ibufend = com->ibuf1 + RS_IBUFSIZE;
|
|
com->ihighwater = com->ibuf1 + RS_IHIGHWATER;
|
|
com->iobase = iobase;
|
|
com->data_port = iobase + com_data;
|
|
com->int_id_port = iobase + com_iir;
|
|
com->modem_ctl_port = iobase + com_mcr;
|
|
com->mcr_image = inb(com->modem_ctl_port);
|
|
com->line_status_port = iobase + com_lsr;
|
|
com->modem_status_port = iobase + com_msr;
|
|
|
|
/*
|
|
* We don't use all the flags from <sys/ttydefaults.h> since they
|
|
* are only relevant for logins. It's important to have echo off
|
|
* initially so that the line doesn't start blathering before the
|
|
* echo flag can be turned off.
|
|
*/
|
|
com->it_in.c_iflag = 0;
|
|
com->it_in.c_oflag = 0;
|
|
com->it_in.c_cflag = TTYDEF_CFLAG;
|
|
com->it_in.c_lflag = 0;
|
|
if (unit == comconsole && (COMCONSOLE || boothowto & RB_SERIAL)) {
|
|
com->it_in.c_iflag = TTYDEF_IFLAG;
|
|
com->it_in.c_oflag = TTYDEF_OFLAG;
|
|
com->it_in.c_cflag = TTYDEF_CFLAG | CLOCAL;
|
|
com->it_in.c_lflag = TTYDEF_LFLAG;
|
|
com->lt_out.c_cflag = com->lt_in.c_cflag = CLOCAL;
|
|
}
|
|
termioschars(&com->it_in);
|
|
com->it_in.c_ispeed = com->it_in.c_ospeed = comdefaultrate;
|
|
com->it_out = com->it_in;
|
|
|
|
/* attempt to determine UART type */
|
|
printf("sio%d: type", unit);
|
|
|
|
#ifdef DSI_SOFT_MODEM
|
|
if((inb(iobase+7) ^ inb(iobase+7)) & 0x80) {
|
|
printf(" Digicom Systems, Inc. SoftModem");
|
|
goto determined_type;
|
|
}
|
|
#endif /* DSI_SOFT_MODEM */
|
|
|
|
#ifdef COM_MULTIPORT
|
|
if (!COM_ISMULTIPORT(isdp))
|
|
#endif
|
|
{
|
|
u_char scr;
|
|
u_char scr1;
|
|
u_char scr2;
|
|
|
|
scr = inb(iobase + com_scr);
|
|
outb(iobase + com_scr, 0xa5);
|
|
scr1 = inb(iobase + com_scr);
|
|
outb(iobase + com_scr, 0x5a);
|
|
scr2 = inb(iobase + com_scr);
|
|
outb(iobase + com_scr, scr);
|
|
if (scr1 != 0xa5 || scr2 != 0x5a) {
|
|
printf(" 8250");
|
|
goto determined_type;
|
|
}
|
|
}
|
|
outb(iobase + com_fifo, FIFO_ENABLE | FIFO_TRIGGER_14);
|
|
DELAY(100);
|
|
switch (inb(com->int_id_port) & IIR_FIFO_MASK) {
|
|
case FIFO_TRIGGER_1:
|
|
printf(" 16450");
|
|
break;
|
|
case FIFO_TRIGGER_4:
|
|
printf(" 16450?");
|
|
break;
|
|
case FIFO_TRIGGER_8:
|
|
printf(" 16550?");
|
|
break;
|
|
case FIFO_TRIGGER_14:
|
|
printf(" 16550A");
|
|
if (COM_NOFIFO(isdp))
|
|
printf(" fifo disabled");
|
|
else {
|
|
com->hasfifo = TRUE;
|
|
com->ftl_init = FIFO_TRIGGER_14;
|
|
com->tx_fifo_size = 16;
|
|
}
|
|
break;
|
|
}
|
|
outb(iobase + com_fifo, 0);
|
|
determined_type: ;
|
|
|
|
#ifdef COM_MULTIPORT
|
|
if (COM_ISMULTIPORT(isdp)) {
|
|
com->multiport = TRUE;
|
|
printf(" (multiport");
|
|
if (unit == COM_MPMASTER(isdp))
|
|
printf(" master");
|
|
printf(")");
|
|
com->no_irq = find_isadev(isa_devtab_tty, &siodriver,
|
|
COM_MPMASTER(isdp))->id_irq == 0;
|
|
}
|
|
#endif /* COM_MULTIPORT */
|
|
printf("\n");
|
|
|
|
sioregisterdev(isdp);
|
|
|
|
#ifdef KGDB
|
|
if (kgdb_dev == makedev(commajor, unit)) {
|
|
if (unit == comconsole && (COMCONSOLE || boothowto & RB_SERIAL))
|
|
kgdb_dev = -1; /* can't debug over console port */
|
|
else {
|
|
int divisor;
|
|
|
|
/*
|
|
* XXX now unfinished and broken. Need to do
|
|
* something more like a full open(). There's no
|
|
* suitable interrupt handler so don't enable device
|
|
* interrupts. Watch out for null tp's.
|
|
*/
|
|
outb(iobase + com_cfcr, CFCR_DLAB);
|
|
divisor = ttspeedtab(kgdb_rate, comspeedtab);
|
|
outb(iobase + com_dlbl, divisor & 0xFF);
|
|
outb(iobase + com_dlbh, (u_int) divisor >> 8);
|
|
outb(iobase + com_cfcr, CFCR_8BITS);
|
|
outb(com->modem_status_port,
|
|
com->mcr_image |= MCR_DTR | MCR_RTS);
|
|
|
|
if (kgdb_debug_init) {
|
|
/*
|
|
* Print prefix of device name,
|
|
* let kgdb_connect print the rest.
|
|
*/
|
|
printf("sio%d: ", unit);
|
|
kgdb_connect(1);
|
|
} else
|
|
printf("sio%d: kgdb enabled\n", unit);
|
|
}
|
|
}
|
|
#endif
|
|
|
|
s = spltty();
|
|
com_addr(unit) = com;
|
|
splx(s);
|
|
if (!comwakeup_started) {
|
|
comwakeup((void *)NULL);
|
|
comwakeup_started = TRUE;
|
|
}
|
|
return (1);
|
|
}
|
|
|
|
/* ARGSUSED */
|
|
int
|
|
sioopen(dev, flag, mode, p)
|
|
dev_t dev;
|
|
int flag;
|
|
int mode;
|
|
struct proc *p;
|
|
{
|
|
struct com_s *com;
|
|
int error;
|
|
Port_t iobase;
|
|
int mynor;
|
|
int s;
|
|
struct tty *tp;
|
|
int unit;
|
|
|
|
mynor = minor(dev);
|
|
unit = MINOR_TO_UNIT(mynor);
|
|
if ((u_int) unit >= NSIO || (com = com_addr(unit)) == NULL)
|
|
return (ENXIO);
|
|
if (mynor & CONTROL_MASK)
|
|
return (0);
|
|
#if 0 /* XXX TK2.0 */
|
|
tp = com->tp = sio_tty[unit] = ttymalloc(sio_tty[unit]);
|
|
#else
|
|
tp = com->tp = &sio_tty[unit];
|
|
#endif
|
|
s = spltty();
|
|
/*
|
|
* We jump to this label after all non-interrupted sleeps to pick
|
|
* up any changes of the device state.
|
|
*/
|
|
open_top:
|
|
while (com->state & CS_DTR_OFF) {
|
|
error = tsleep(&com->dtr_wait, TTIPRI | PCATCH, "siodtr", 0);
|
|
if (error != 0)
|
|
goto out;
|
|
}
|
|
kdc_sio[unit].kdc_state = DC_BUSY;
|
|
if (tp->t_state & TS_ISOPEN) {
|
|
/*
|
|
* The device is open, so everything has been initialized.
|
|
* Handle conflicts.
|
|
*/
|
|
if (mynor & CALLOUT_MASK) {
|
|
if (!com->active_out) {
|
|
error = EBUSY;
|
|
goto out;
|
|
}
|
|
} else {
|
|
if (com->active_out) {
|
|
if (flag & O_NONBLOCK) {
|
|
error = EBUSY;
|
|
goto out;
|
|
}
|
|
error = tsleep(&com->active_out,
|
|
TTIPRI | PCATCH, "siobi", 0);
|
|
if (error != 0)
|
|
goto out;
|
|
goto open_top;
|
|
}
|
|
}
|
|
if (tp->t_state & TS_XCLUDE && p->p_ucred->cr_uid != 0) {
|
|
error = EBUSY;
|
|
goto out;
|
|
}
|
|
} else {
|
|
/*
|
|
* The device isn't open, so there are no conflicts.
|
|
* Initialize it. Initialization is done twice in many
|
|
* cases: to preempt sleeping callin opens if we are
|
|
* callout, and to complete a callin open after DCD rises.
|
|
*/
|
|
tp->t_oproc = comstart;
|
|
tp->t_param = comparam;
|
|
tp->t_dev = dev;
|
|
tp->t_termios = mynor & CALLOUT_MASK
|
|
? com->it_out : com->it_in;
|
|
commctl(com, MCR_DTR | MCR_RTS, DMSET);
|
|
com->ftl_max = com->ftl_init;
|
|
com->poll = com->no_irq;
|
|
++com->wopeners;
|
|
error = comparam(tp, &tp->t_termios);
|
|
--com->wopeners;
|
|
if (error != 0)
|
|
goto out;
|
|
/*
|
|
* XXX we should goto open_top if comparam() slept.
|
|
*/
|
|
ttsetwater(tp);
|
|
iobase = com->iobase;
|
|
if (com->hasfifo) {
|
|
/*
|
|
* (Re)enable and drain fifos.
|
|
*
|
|
* Certain SMC chips cause problems if the fifos
|
|
* are enabled while input is ready. Turn off the
|
|
* fifo if necessary to clear the input. We test
|
|
* the input ready bit after enabling the fifos
|
|
* since we've already enabled them in comparam()
|
|
* and to handle races between enabling and fresh
|
|
* input.
|
|
*/
|
|
while (TRUE) {
|
|
outb(iobase + com_fifo,
|
|
FIFO_RCV_RST | FIFO_XMT_RST
|
|
| FIFO_ENABLE | com->ftl);
|
|
DELAY(100);
|
|
if (!(inb(com->line_status_port) & LSR_RXRDY))
|
|
break;
|
|
outb(iobase + com_fifo, 0);
|
|
DELAY(100);
|
|
(void) inb(com->data_port);
|
|
}
|
|
}
|
|
|
|
disable_intr();
|
|
(void) inb(com->line_status_port);
|
|
(void) inb(com->data_port);
|
|
com->prev_modem_status =
|
|
com->last_modem_status = inb(com->modem_status_port);
|
|
outb(iobase + com_ier, IER_ERXRDY | IER_ETXRDY | IER_ERLS
|
|
| IER_EMSC);
|
|
enable_intr();
|
|
/*
|
|
* Handle initial DCD. Callout devices get a fake initial
|
|
* DCD (trapdoor DCD). If we are callout, then any sleeping
|
|
* callin opens get woken up and resume sleeping on "siobi"
|
|
* instead of "siodcd".
|
|
*/
|
|
if (com->prev_modem_status & MSR_DCD || mynor & CALLOUT_MASK)
|
|
(*linesw[tp->t_line].l_modem)(tp, 1);
|
|
}
|
|
/*
|
|
* Wait for DCD if necessary.
|
|
*/
|
|
if (!(tp->t_state & TS_CARR_ON) && !(mynor & CALLOUT_MASK)
|
|
&& !(tp->t_cflag & CLOCAL) && !(flag & O_NONBLOCK)) {
|
|
++com->wopeners;
|
|
error = tsleep(TSA_CARR_ON(tp), TTIPRI | PCATCH, "siodcd", 0);
|
|
--com->wopeners;
|
|
if (error != 0)
|
|
goto out;
|
|
goto open_top;
|
|
}
|
|
error = (*linesw[tp->t_line].l_open)(dev, tp);
|
|
if (tp->t_state & TS_ISOPEN && mynor & CALLOUT_MASK)
|
|
com->active_out = TRUE;
|
|
out:
|
|
splx(s);
|
|
if (!(tp->t_state & TS_ISOPEN) && com->wopeners == 0)
|
|
comhardclose(com);
|
|
return (error);
|
|
}
|
|
|
|
/*ARGSUSED*/
|
|
int
|
|
sioclose(dev, flag, mode, p)
|
|
dev_t dev;
|
|
int flag;
|
|
int mode;
|
|
struct proc *p;
|
|
{
|
|
struct com_s *com;
|
|
int mynor;
|
|
int s;
|
|
struct tty *tp;
|
|
|
|
mynor = minor(dev);
|
|
if (mynor & CONTROL_MASK)
|
|
return (0);
|
|
com = com_addr(MINOR_TO_UNIT(mynor));
|
|
tp = com->tp;
|
|
s = spltty();
|
|
(*linesw[tp->t_line].l_close)(tp, flag);
|
|
siostop(tp, FREAD | FWRITE);
|
|
comhardclose(com);
|
|
ttyclose(tp);
|
|
splx(s);
|
|
return (0);
|
|
}
|
|
|
|
static void
|
|
comhardclose(com)
|
|
struct com_s *com;
|
|
{
|
|
Port_t iobase;
|
|
int s;
|
|
struct tty *tp;
|
|
int unit;
|
|
|
|
unit = DEV_TO_UNIT(com->tp->t_dev);
|
|
iobase = com->iobase;
|
|
s = spltty();
|
|
com->poll = FALSE;
|
|
com->do_timestamp = 0;
|
|
outb(iobase + com_cfcr, com->cfcr_image &= ~CFCR_SBREAK);
|
|
#ifdef KGDB
|
|
/* do not disable interrupts or hang up if debugging */
|
|
if (kgdb_dev != makedev(commajor, unit))
|
|
#endif
|
|
{
|
|
outb(iobase + com_ier, 0);
|
|
tp = com->tp;
|
|
if (tp->t_cflag & HUPCL
|
|
/*
|
|
* XXX we will miss any carrier drop between here and the
|
|
* next open. Perhaps we should watch DCD even when the
|
|
* port is closed; it is not sufficient to check it at
|
|
* the next open because it might go up and down while
|
|
* we're not watching.
|
|
*/
|
|
|| !com->active_out
|
|
&& !(com->prev_modem_status & MSR_DCD)
|
|
&& !(com->it_in.c_cflag & CLOCAL)
|
|
|| !(tp->t_state & TS_ISOPEN)) {
|
|
commctl(com, MCR_RTS, DMSET);
|
|
if (com->dtr_wait != 0) {
|
|
timeout(siodtrwakeup, com, com->dtr_wait);
|
|
com->state |= CS_DTR_OFF;
|
|
}
|
|
}
|
|
}
|
|
com->active_out = FALSE;
|
|
wakeup(&com->active_out);
|
|
wakeup(TSA_CARR_ON(tp)); /* restart any wopeners */
|
|
if (!(com->state & CS_DTR_OFF))
|
|
kdc_sio[unit].kdc_state = DC_IDLE;
|
|
splx(s);
|
|
}
|
|
|
|
int
|
|
sioread(dev, uio, flag)
|
|
dev_t dev;
|
|
struct uio *uio;
|
|
int flag;
|
|
{
|
|
int mynor;
|
|
struct tty *tp;
|
|
|
|
mynor = minor(dev);
|
|
if (mynor & CONTROL_MASK)
|
|
return (ENODEV);
|
|
tp = com_addr(MINOR_TO_UNIT(mynor))->tp;
|
|
return ((*linesw[tp->t_line].l_read)(tp, uio, flag));
|
|
}
|
|
|
|
int
|
|
siowrite(dev, uio, flag)
|
|
dev_t dev;
|
|
struct uio *uio;
|
|
int flag;
|
|
{
|
|
int mynor;
|
|
struct tty *tp;
|
|
int unit;
|
|
|
|
mynor = minor(dev);
|
|
if (mynor & CONTROL_MASK)
|
|
return (ENODEV);
|
|
|
|
unit = MINOR_TO_UNIT(mynor);
|
|
tp = com_addr(unit)->tp;
|
|
/*
|
|
* (XXX) We disallow virtual consoles if the physical console is
|
|
* a serial port. This is in case there is a display attached that
|
|
* is not the console. In that situation we don't need/want the X
|
|
* server taking over the console.
|
|
*/
|
|
if (constty && unit == comconsole
|
|
&& (COMCONSOLE || boothowto & RB_SERIAL))
|
|
constty = NULL;
|
|
return ((*linesw[tp->t_line].l_write)(tp, uio, flag));
|
|
}
|
|
|
|
static void
|
|
siodtrwakeup(chan)
|
|
void *chan;
|
|
{
|
|
struct com_s *com;
|
|
|
|
com = (struct com_s *)chan;
|
|
com->state &= ~CS_DTR_OFF;
|
|
kdc_sio[DEV_TO_UNIT(com->tp->t_dev)].kdc_state = DC_IDLE;
|
|
wakeup(&com->dtr_wait);
|
|
}
|
|
|
|
/* Interrupt routine for timekeeping purposes */
|
|
void
|
|
siointrts(unit)
|
|
int unit;
|
|
{
|
|
/*
|
|
* XXX microtime() reenables CPU interrupts. We can't afford to
|
|
* be interrupted and don't want to slow down microtime(), so lock
|
|
* out interrupts in another way.
|
|
*/
|
|
outb(IO_ICU1 + 1, 0xff);
|
|
microtime(&intr_timestamp);
|
|
disable_intr();
|
|
outb(IO_ICU1 + 1, imen);
|
|
|
|
siointr(unit);
|
|
}
|
|
|
|
void
|
|
siointr(unit)
|
|
int unit;
|
|
{
|
|
#ifndef COM_MULTIPORT
|
|
siointr1(com_addr(unit));
|
|
#else /* COM_MULTIPORT */
|
|
struct com_s *com;
|
|
bool_t possibly_more_intrs;
|
|
|
|
/*
|
|
* Loop until there is no activity on any port. This is necessary
|
|
* to get an interrupt edge more than to avoid another interrupt.
|
|
* If the IRQ signal is just an OR of the IRQ signals from several
|
|
* devices, then the edge from one may be lost because another is
|
|
* on.
|
|
*/
|
|
do {
|
|
possibly_more_intrs = FALSE;
|
|
for (unit = 0; unit < NSIO; ++unit) {
|
|
com = com_addr(unit);
|
|
if (com != NULL
|
|
&& (inb(com->int_id_port) & IIR_IMASK)
|
|
!= IIR_NOPEND) {
|
|
siointr1(com);
|
|
possibly_more_intrs = TRUE;
|
|
}
|
|
}
|
|
} while (possibly_more_intrs);
|
|
#endif /* COM_MULTIPORT */
|
|
}
|
|
|
|
static void
|
|
siointr1(com)
|
|
struct com_s *com;
|
|
{
|
|
u_char line_status;
|
|
u_char modem_status;
|
|
u_char *ioptr;
|
|
u_char recv_data;
|
|
|
|
if (com->do_timestamp)
|
|
/* XXX a little bloat here... */
|
|
com->timestamp = intr_timestamp;
|
|
while (TRUE) {
|
|
line_status = inb(com->line_status_port);
|
|
|
|
/* input event? (check first to help avoid overruns) */
|
|
while (line_status & LSR_RCV_MASK) {
|
|
/* break/unnattached error bits or real input? */
|
|
if (!(line_status & LSR_RXRDY))
|
|
recv_data = 0;
|
|
else
|
|
recv_data = inb(com->data_port);
|
|
++com->bytes_in;
|
|
if (com->hotchar != 0 && recv_data == com->hotchar)
|
|
setsofttty();
|
|
#ifdef KGDB
|
|
/* trap into kgdb? (XXX - needs testing and optim) */
|
|
if (recv_data == FRAME_END
|
|
&& !(com->tp->t_state & TS_ISOPEN)
|
|
&& kgdb_dev == makedev(commajor, unit)) {
|
|
kgdb_connect(0);
|
|
continue;
|
|
}
|
|
#endif /* KGDB */
|
|
ioptr = com->iptr;
|
|
if (ioptr >= com->ibufend)
|
|
CE_RECORD(com, CE_INTERRUPT_BUF_OVERFLOW);
|
|
else {
|
|
++com_events;
|
|
#if 0 /* for testing input latency vs efficiency */
|
|
if (com->iptr - com->ibuf == 8)
|
|
setsofttty();
|
|
#endif
|
|
/*
|
|
Don't store PE if IGNPAR and BI if IGNBRK,
|
|
this hack allows "raw" tty optimization
|
|
works even if IGN* is set.
|
|
Assume TTY_OE mapped to TTY_PE
|
|
*/
|
|
if ( (!(line_status & (LSR_PE|LSR_OE|LSR_FE))
|
|
|| !(com->tp->t_iflag & IGNPAR))
|
|
&& (!(line_status & LSR_BI)
|
|
|| !(com->tp->t_iflag & IGNBRK))) {
|
|
ioptr[0] = recv_data;
|
|
ioptr[CE_INPUT_OFFSET] = line_status;
|
|
com->iptr = ++ioptr;
|
|
}
|
|
if (ioptr == com->ihighwater
|
|
&& com->state & CS_RTS_IFLOW)
|
|
outb(com->modem_ctl_port,
|
|
com->mcr_image &= ~MCR_RTS);
|
|
/* XXX - move this out of isr */
|
|
if (line_status & LSR_OE)
|
|
CE_RECORD(com, CE_OVERRUN);
|
|
}
|
|
|
|
/*
|
|
* "& 0x7F" is to avoid the gcc-1.40 generating a slow
|
|
* jump from the top of the loop to here
|
|
*/
|
|
line_status = inb(com->line_status_port) & 0x7F;
|
|
}
|
|
|
|
/* modem status change? (always check before doing output) */
|
|
modem_status = inb(com->modem_status_port);
|
|
if (modem_status != com->last_modem_status) {
|
|
/*
|
|
* Schedule high level to handle DCD changes. Note
|
|
* that we don't use the delta bits anywhere. Some
|
|
* UARTs mess them up, and it's easy to remember the
|
|
* previous bits and calculate the delta.
|
|
*/
|
|
com->last_modem_status = modem_status;
|
|
if (!(com->state & CS_CHECKMSR)) {
|
|
com_events += LOTS_OF_EVENTS;
|
|
com->state |= CS_CHECKMSR;
|
|
setsofttty();
|
|
}
|
|
|
|
/* handle CTS change immediately for crisp flow ctl */
|
|
if (com->state & CS_CTS_OFLOW) {
|
|
if (modem_status & MSR_CTS)
|
|
com->state |= CS_ODEVREADY;
|
|
else
|
|
com->state &= ~CS_ODEVREADY;
|
|
}
|
|
}
|
|
|
|
/* output queued and everything ready? */
|
|
if (line_status & LSR_TXRDY
|
|
&& com->state >= (CS_ODEVREADY | CS_BUSY | CS_TTGO)) {
|
|
ioptr = com->optr;
|
|
if (com->tx_fifo_size > 1) {
|
|
u_int ocount;
|
|
|
|
ocount = com->obufend - ioptr;
|
|
if (ocount > com->tx_fifo_size)
|
|
ocount = com->tx_fifo_size;
|
|
com->bytes_out += ocount;
|
|
do
|
|
outb(com->data_port, *ioptr++);
|
|
while (--ocount != 0);
|
|
} else {
|
|
outb(com->data_port, *ioptr++);
|
|
++com->bytes_out;
|
|
}
|
|
com->optr = ioptr;
|
|
if (ioptr >= com->obufend) {
|
|
/* output just completed */
|
|
com_events += LOTS_OF_EVENTS;
|
|
com->state ^= (CS_ODONE | CS_BUSY);
|
|
setsofttty(); /* handle at high level ASAP */
|
|
}
|
|
}
|
|
|
|
/* finished? */
|
|
#ifndef COM_MULTIPORT
|
|
if ((inb(com->int_id_port) & IIR_IMASK) == IIR_NOPEND)
|
|
#endif /* COM_MULTIPORT */
|
|
return;
|
|
}
|
|
}
|
|
|
|
static int
|
|
tiocm_xxx2mcr(tiocm_xxx)
|
|
int tiocm_xxx;
|
|
{
|
|
int mcr;
|
|
|
|
mcr = 0;
|
|
if (tiocm_xxx & TIOCM_DTR)
|
|
mcr |= MCR_DTR;
|
|
if (tiocm_xxx & TIOCM_RTS)
|
|
mcr |= MCR_RTS;
|
|
return (mcr);
|
|
}
|
|
|
|
int
|
|
sioioctl(dev, cmd, data, flag, p)
|
|
dev_t dev;
|
|
int cmd;
|
|
caddr_t data;
|
|
int flag;
|
|
struct proc *p;
|
|
{
|
|
struct com_s *com;
|
|
int error;
|
|
Port_t iobase;
|
|
int mcr;
|
|
int msr;
|
|
int mynor;
|
|
int s;
|
|
int tiocm_xxx;
|
|
struct tty *tp;
|
|
|
|
mynor = minor(dev);
|
|
com = com_addr(MINOR_TO_UNIT(mynor));
|
|
iobase = com->iobase;
|
|
if (mynor & CONTROL_MASK) {
|
|
struct termios *ct;
|
|
|
|
switch (mynor & CONTROL_MASK) {
|
|
case CONTROL_INIT_STATE:
|
|
ct = mynor & CALLOUT_MASK ? &com->it_out : &com->it_in;
|
|
break;
|
|
case CONTROL_LOCK_STATE:
|
|
ct = mynor & CALLOUT_MASK ? &com->lt_out : &com->lt_in;
|
|
break;
|
|
default:
|
|
return (ENODEV); /* /dev/nodev */
|
|
}
|
|
switch (cmd) {
|
|
case TIOCSETA:
|
|
error = suser(p->p_ucred, &p->p_acflag);
|
|
if (error != 0)
|
|
return (error);
|
|
*ct = *(struct termios *)data;
|
|
return (0);
|
|
case TIOCGETA:
|
|
*(struct termios *)data = *ct;
|
|
return (0);
|
|
case TIOCGETD:
|
|
*(int *)data = TTYDISC;
|
|
return (0);
|
|
case TIOCGWINSZ:
|
|
bzero(data, sizeof(struct winsize));
|
|
return (0);
|
|
#ifdef DSI_SOFT_MODEM
|
|
/*
|
|
* Download micro-code to Digicom modem.
|
|
*/
|
|
case TIOCDSIMICROCODE:
|
|
{
|
|
u_long l;
|
|
u_char *p,*pi;
|
|
|
|
pi = (u_char*)(*(caddr_t*)data);
|
|
error = copyin(pi,&l,sizeof l);
|
|
if(error)
|
|
{return error;};
|
|
pi += sizeof l;
|
|
|
|
p = malloc(l,M_TEMP,M_NOWAIT);
|
|
if(!p)
|
|
{return ENOBUFS;}
|
|
error = copyin(pi,p,l);
|
|
if(error)
|
|
{free(p,M_TEMP); return error;};
|
|
if(error = LoadSoftModem(
|
|
MINOR_TO_UNIT(mynor),iobase,l,p))
|
|
{free(p,M_TEMP); return error;}
|
|
free(p,M_TEMP);
|
|
return(0);
|
|
}
|
|
#endif /* DSI_SOFT_MODEM */
|
|
default:
|
|
return (ENOTTY);
|
|
}
|
|
}
|
|
tp = com->tp;
|
|
if (cmd == TIOCSETA || cmd == TIOCSETAW || cmd == TIOCSETAF) {
|
|
int cc;
|
|
struct termios *dt = (struct termios *)data;
|
|
struct termios *lt = mynor & CALLOUT_MASK
|
|
? &com->lt_out : &com->lt_in;
|
|
|
|
dt->c_iflag = (tp->t_iflag & lt->c_iflag)
|
|
| (dt->c_iflag & ~lt->c_iflag);
|
|
dt->c_oflag = (tp->t_oflag & lt->c_oflag)
|
|
| (dt->c_oflag & ~lt->c_oflag);
|
|
dt->c_cflag = (tp->t_cflag & lt->c_cflag)
|
|
| (dt->c_cflag & ~lt->c_cflag);
|
|
dt->c_lflag = (tp->t_lflag & lt->c_lflag)
|
|
| (dt->c_lflag & ~lt->c_lflag);
|
|
for (cc = 0; cc < NCCS; ++cc)
|
|
if (lt->c_cc[cc] != 0)
|
|
dt->c_cc[cc] = tp->t_cc[cc];
|
|
if (lt->c_ispeed != 0)
|
|
dt->c_ispeed = tp->t_ispeed;
|
|
if (lt->c_ospeed != 0)
|
|
dt->c_ospeed = tp->t_ospeed;
|
|
}
|
|
error = (*linesw[tp->t_line].l_ioctl)(tp, cmd, data, flag, p);
|
|
if (error >= 0)
|
|
return (error);
|
|
error = ttioctl(tp, cmd, data, flag);
|
|
if (error >= 0)
|
|
return (error);
|
|
s = spltty();
|
|
switch (cmd) {
|
|
case TIOCSBRK:
|
|
outb(iobase + com_cfcr, com->cfcr_image |= CFCR_SBREAK);
|
|
break;
|
|
case TIOCCBRK:
|
|
outb(iobase + com_cfcr, com->cfcr_image &= ~CFCR_SBREAK);
|
|
break;
|
|
case TIOCSDTR:
|
|
commctl(com, MCR_DTR, DMBIS);
|
|
break;
|
|
case TIOCCDTR:
|
|
commctl(com, MCR_DTR, DMBIC);
|
|
break;
|
|
case TIOCMSET:
|
|
commctl(com, tiocm_xxx2mcr(*(int *)data), DMSET);
|
|
break;
|
|
case TIOCMBIS:
|
|
commctl(com, tiocm_xxx2mcr(*(int *)data), DMBIS);
|
|
break;
|
|
case TIOCMBIC:
|
|
commctl(com, tiocm_xxx2mcr(*(int *)data), DMBIC);
|
|
break;
|
|
case TIOCMGET:
|
|
tiocm_xxx = TIOCM_LE; /* XXX - always enabled while open */
|
|
mcr = com->mcr_image;
|
|
if (mcr & MCR_DTR)
|
|
tiocm_xxx |= TIOCM_DTR;
|
|
if (mcr & MCR_RTS)
|
|
tiocm_xxx |= TIOCM_RTS;
|
|
msr = com->prev_modem_status;
|
|
if (msr & MSR_CTS)
|
|
tiocm_xxx |= TIOCM_CTS;
|
|
if (msr & MSR_DCD)
|
|
tiocm_xxx |= TIOCM_CD;
|
|
if (msr & MSR_DSR)
|
|
tiocm_xxx |= TIOCM_DSR;
|
|
/*
|
|
* XXX - MSR_RI is naturally volatile, and we make MSR_TERI
|
|
* more volatile by reading the modem status a lot. Perhaps
|
|
* we should latch both bits until the status is read here.
|
|
*/
|
|
if (msr & (MSR_RI | MSR_TERI))
|
|
tiocm_xxx |= TIOCM_RI;
|
|
*(int *)data = tiocm_xxx;
|
|
break;
|
|
case TIOCMSDTRWAIT:
|
|
/* must be root since the wait applies to following logins */
|
|
error = suser(p->p_ucred, &p->p_acflag);
|
|
if (error != 0) {
|
|
splx(s);
|
|
return (error);
|
|
}
|
|
com->dtr_wait = *(int *)data * hz / 100;
|
|
break;
|
|
case TIOCMGDTRWAIT:
|
|
*(int *)data = com->dtr_wait * 100 / hz;
|
|
break;
|
|
case TIOCTIMESTAMP:
|
|
com->do_timestamp = TRUE;
|
|
*(struct timeval *)data = com->timestamp;
|
|
break;
|
|
default:
|
|
splx(s);
|
|
return (ENOTTY);
|
|
}
|
|
splx(s);
|
|
return (0);
|
|
}
|
|
|
|
/* cancel pending output */
|
|
static void
|
|
comflush(com)
|
|
struct com_s *com;
|
|
{
|
|
disable_intr();
|
|
if (com->state & CS_ODONE)
|
|
com_events -= LOTS_OF_EVENTS;
|
|
com->state &= ~(CS_ODONE | CS_BUSY);
|
|
enable_intr();
|
|
com->tp->t_state &= ~TS_BUSY;
|
|
}
|
|
|
|
void
|
|
siopoll()
|
|
{
|
|
int unit;
|
|
|
|
if (com_events == 0)
|
|
return;
|
|
repeat:
|
|
for (unit = 0; unit < NSIO; ++unit) {
|
|
u_char *buf;
|
|
struct com_s *com;
|
|
u_char *ibuf;
|
|
int incc;
|
|
struct tty *tp;
|
|
|
|
com = com_addr(unit);
|
|
if (com == NULL)
|
|
continue;
|
|
tp = com->tp;
|
|
if (tp == NULL) {
|
|
/*
|
|
* XXX forget any events related to closed devices
|
|
* (actually never opened devices) so that we don't
|
|
* loop.
|
|
*/
|
|
disable_intr();
|
|
incc = com->iptr - com->ibuf;
|
|
com->iptr = com->ibuf;
|
|
if (com->state & CS_CHECKMSR) {
|
|
incc += LOTS_OF_EVENTS;
|
|
com->state &= ~CS_CHECKMSR;
|
|
}
|
|
com_events -= incc;
|
|
enable_intr();
|
|
if (incc != 0)
|
|
log(LOG_DEBUG,
|
|
"sio%d: %d events for device with no tp\n",
|
|
unit, incc);
|
|
continue;
|
|
}
|
|
|
|
/* switch the role of the low-level input buffers */
|
|
if (com->iptr == (ibuf = com->ibuf)) {
|
|
buf = NULL; /* not used, but compiler can't tell */
|
|
incc = 0;
|
|
} else {
|
|
/*
|
|
* Prepare to reduce input latency for packet
|
|
* discplines with a end of packet character.
|
|
* XXX should be elsewhere.
|
|
*/
|
|
if (tp->t_line == SLIPDISC)
|
|
com->hotchar = 0xc0;
|
|
else if (tp->t_line == PPPDISC)
|
|
com->hotchar = 0x7e;
|
|
else
|
|
com->hotchar = 0;
|
|
buf = ibuf;
|
|
disable_intr();
|
|
incc = com->iptr - buf;
|
|
com_events -= incc;
|
|
if (ibuf == com->ibuf1)
|
|
ibuf = com->ibuf2;
|
|
else
|
|
ibuf = com->ibuf1;
|
|
com->ibufend = ibuf + RS_IBUFSIZE;
|
|
com->ihighwater = ibuf + RS_IHIGHWATER;
|
|
com->iptr = ibuf;
|
|
|
|
/*
|
|
* There is now room for another low-level buffer full
|
|
* of input, so enable RTS if it is now disabled and
|
|
* there is room in the high-level buffer.
|
|
*/
|
|
/*
|
|
* XXX this used not to look at CS_RTS_IFLOW. The
|
|
* change is to allow full control of MCR_RTS via
|
|
* ioctls after turning CS_RTS_IFLOW off. Check
|
|
* for races. We shouldn't allow the ioctls while
|
|
* CS_RTS_IFLOW is on.
|
|
*/
|
|
if ((com->state & CS_RTS_IFLOW)
|
|
&& !(com->mcr_image & MCR_RTS)
|
|
&& !(tp->t_state & TS_TBLOCK))
|
|
outb(com->modem_ctl_port,
|
|
com->mcr_image |= MCR_RTS);
|
|
enable_intr();
|
|
com->ibuf = ibuf;
|
|
}
|
|
|
|
if (com->state & CS_CHECKMSR) {
|
|
u_char delta_modem_status;
|
|
|
|
disable_intr();
|
|
delta_modem_status = com->last_modem_status
|
|
^ com->prev_modem_status;
|
|
com->prev_modem_status = com->last_modem_status;
|
|
com_events -= LOTS_OF_EVENTS;
|
|
com->state &= ~CS_CHECKMSR;
|
|
enable_intr();
|
|
if (delta_modem_status & MSR_DCD)
|
|
(*linesw[tp->t_line].l_modem)
|
|
(tp, com->prev_modem_status & MSR_DCD);
|
|
}
|
|
if (com->state & CS_ODONE) {
|
|
comflush(com);
|
|
/* XXX - why isn't the table used for t_line == 0? */
|
|
if (tp->t_line != 0)
|
|
(*linesw[tp->t_line].l_start)(tp);
|
|
else
|
|
comstart(tp);
|
|
}
|
|
if (incc <= 0 || !(tp->t_state & TS_ISOPEN))
|
|
continue;
|
|
if (((com->state & CS_RTS_IFLOW) || (tp->t_iflag & IXOFF))
|
|
&& !(tp->t_state & TS_TBLOCK)
|
|
&& tp->t_rawq.c_cc + incc >= RB_I_HIGH_WATER
|
|
/*
|
|
* XXX - need flow control for all line disciplines.
|
|
* Only have it in standard one now.
|
|
*/
|
|
&& linesw[tp->t_line].l_rint == ttyinput) {
|
|
int queue_full = 0;
|
|
|
|
if ((tp->t_iflag & IXOFF) &&
|
|
tp->t_cc[VSTOP] != _POSIX_VDISABLE &&
|
|
(queue_full = putc(tp->t_cc[VSTOP], &tp->t_outq)) == 0 ||
|
|
(com->state & CS_RTS_IFLOW)) {
|
|
tp->t_state |= TS_TBLOCK;
|
|
ttstart(tp);
|
|
if (queue_full) /* try again */
|
|
tp->t_state &= ~TS_TBLOCK;
|
|
}
|
|
}
|
|
/*
|
|
* Avoid the grotesquely inefficient lineswitch routine
|
|
* (ttyinput) in "raw" mode. It usually takes about 450
|
|
* instructions (that's without canonical processing or echo!).
|
|
* slinput is reasonably fast (usually 40 instructions plus
|
|
* call overhead).
|
|
*/
|
|
if (!(tp->t_iflag & (ICRNL | IGNCR | IMAXBEL | INLCR | ISTRIP
|
|
| IXOFF | IXON))
|
|
&& (!(tp->t_iflag & BRKINT) || (tp->t_iflag & IGNBRK))
|
|
&& (!(tp->t_iflag & PARMRK) ||
|
|
(tp->t_iflag & (IGNPAR|IGNBRK)) == (IGNPAR|IGNBRK))
|
|
&& !(tp->t_lflag & (ECHO | ECHONL | ICANON | IEXTEN | ISIG
|
|
| PENDIN))
|
|
&& !(tp->t_state & (TS_CNTTB | TS_LNCH))
|
|
&& linesw[tp->t_line].l_rint == ttyinput) {
|
|
u_char *scan = buf;
|
|
int cnt = incc;
|
|
|
|
/* Zero PE & FE chars per POSIX spec. and 4.4 ttyinput() */
|
|
while (cnt--) {
|
|
if ( (scan[CE_INPUT_OFFSET] & LSR_FE)
|
|
/* Assume TTY_OE mapped to TTY_PE */
|
|
|| (scan[CE_INPUT_OFFSET] & (LSR_PE|LSR_OE))
|
|
&& (tp->t_iflag & INPCK))
|
|
scan[0] = 0;
|
|
scan++;
|
|
}
|
|
|
|
tk_nin += incc;
|
|
tk_rawcc += incc;
|
|
tp->t_rawcc += incc;
|
|
com->delta_error_counts[CE_TTY_BUF_OVERFLOW]
|
|
+= b_to_q((char *)buf, incc, &tp->t_rawq);
|
|
ttwakeup(tp);
|
|
if (tp->t_state & TS_TTSTOP
|
|
&& (tp->t_iflag & IXANY
|
|
|| tp->t_cc[VSTART] == tp->t_cc[VSTOP])) {
|
|
tp->t_state &= ~TS_TTSTOP;
|
|
tp->t_lflag &= ~FLUSHO;
|
|
ttstart(tp);
|
|
}
|
|
} else {
|
|
do {
|
|
u_char line_status;
|
|
int recv_data;
|
|
|
|
line_status = (u_char) buf[CE_INPUT_OFFSET];
|
|
recv_data = (u_char) *buf++;
|
|
if (line_status
|
|
& (LSR_BI | LSR_FE | LSR_OE | LSR_PE)) {
|
|
/* char must be 0 to detect */
|
|
/* break in ttyinput() */
|
|
if (line_status & LSR_BI)
|
|
recv_data = TTY_BI;
|
|
if (line_status & LSR_FE)
|
|
recv_data |= TTY_FE;
|
|
if (line_status & LSR_OE)
|
|
recv_data |= TTY_OE;
|
|
if (line_status & LSR_PE)
|
|
recv_data |= TTY_PE;
|
|
}
|
|
(*linesw[tp->t_line].l_rint)(recv_data, tp);
|
|
} while (--incc > 0);
|
|
}
|
|
if (com_events == 0)
|
|
break;
|
|
}
|
|
if (com_events >= LOTS_OF_EVENTS)
|
|
goto repeat;
|
|
}
|
|
|
|
static int
|
|
comparam(tp, t)
|
|
struct tty *tp;
|
|
struct termios *t;
|
|
{
|
|
u_int cfcr;
|
|
int cflag;
|
|
struct com_s *com;
|
|
int divisor;
|
|
int error;
|
|
Port_t iobase;
|
|
int s;
|
|
int unit;
|
|
|
|
/* check requested parameters */
|
|
divisor = ttspeedtab(t->c_ospeed, comspeedtab);
|
|
if (t->c_ispeed == 0)
|
|
t->c_ispeed = t->c_ospeed;
|
|
if (divisor < 0 || divisor > 0 && t->c_ispeed != t->c_ospeed)
|
|
return (EINVAL);
|
|
|
|
/* parameters are OK, convert them to the com struct and the device */
|
|
unit = DEV_TO_UNIT(tp->t_dev);
|
|
com = com_addr(unit);
|
|
iobase = com->iobase;
|
|
s = spltty();
|
|
if (divisor == 0)
|
|
commctl(com, MCR_DTR, DMBIC); /* hang up line */
|
|
else
|
|
commctl(com, MCR_DTR, DMBIS);
|
|
cflag = t->c_cflag;
|
|
switch (cflag & CSIZE) {
|
|
case CS5:
|
|
cfcr = CFCR_5BITS;
|
|
break;
|
|
case CS6:
|
|
cfcr = CFCR_6BITS;
|
|
break;
|
|
case CS7:
|
|
cfcr = CFCR_7BITS;
|
|
break;
|
|
default:
|
|
cfcr = CFCR_8BITS;
|
|
break;
|
|
}
|
|
if (cflag & PARENB) {
|
|
cfcr |= CFCR_PENAB;
|
|
if (!(cflag & PARODD))
|
|
cfcr |= CFCR_PEVEN;
|
|
}
|
|
if (cflag & CSTOPB)
|
|
cfcr |= CFCR_STOPB;
|
|
|
|
if (com->hasfifo) {
|
|
/*
|
|
* Use a fifo trigger level low enough so that the input
|
|
* latency from the fifo is less than about 16 msec and
|
|
* the total latency is less than about 30 msec. These
|
|
* latencies are reasonable for humans. Serial comms
|
|
* protocols shouldn't expect anything better since modem
|
|
* latencies are larger.
|
|
*/
|
|
com->ftl = t->c_ospeed <= 4800
|
|
? FIFO_TRIGGER_1 : FIFO_TRIGGER_14;
|
|
if (com->ftl > com->ftl_max)
|
|
com->ftl = com->ftl_max;
|
|
outb(iobase + com_fifo, FIFO_ENABLE | com->ftl);
|
|
}
|
|
|
|
/*
|
|
* Some UARTs lock up if the divisor latch registers are selected
|
|
* while the UART is doing output (they refuse to transmit anything
|
|
* more until given a hard reset). Fix this by stopping filling
|
|
* the device buffers and waiting for them to drain. Reading the
|
|
* line status port outside of siointr1() might lose some receiver
|
|
* error bits, but that is acceptable here.
|
|
*/
|
|
disable_intr();
|
|
retry:
|
|
com->state &= ~CS_TTGO;
|
|
enable_intr();
|
|
while ((inb(com->line_status_port) & (LSR_TSRE | LSR_TXRDY))
|
|
!= (LSR_TSRE | LSR_TXRDY)) {
|
|
error = ttysleep(tp, TSA_OCOMPLETE(tp), TTIPRI | PCATCH,
|
|
"siotx", hz / 100);
|
|
if (error != 0 && error != EAGAIN) {
|
|
if (!(tp->t_state & TS_TTSTOP)) {
|
|
disable_intr();
|
|
com->state |= CS_TTGO;
|
|
enable_intr();
|
|
}
|
|
splx(s);
|
|
return (error);
|
|
}
|
|
}
|
|
|
|
disable_intr(); /* very important while com_data is hidden */
|
|
|
|
/*
|
|
* XXX - clearing CS_TTGO is not sufficient to stop further output,
|
|
* because siopoll() calls comstart() which usually sets it again
|
|
* because TS_TTSTOP is clear. Setting TS_TTSTOP would not be
|
|
* sufficient, for similar reasons.
|
|
*/
|
|
if ((inb(com->line_status_port) & (LSR_TSRE | LSR_TXRDY))
|
|
!= (LSR_TSRE | LSR_TXRDY))
|
|
goto retry;
|
|
|
|
if (divisor != 0) {
|
|
outb(iobase + com_cfcr, cfcr | CFCR_DLAB);
|
|
outb(iobase + com_dlbl, divisor & 0xFF);
|
|
outb(iobase + com_dlbh, (u_int) divisor >> 8);
|
|
}
|
|
outb(iobase + com_cfcr, com->cfcr_image = cfcr);
|
|
if (!(tp->t_state & TS_TTSTOP))
|
|
com->state |= CS_TTGO;
|
|
if (cflag & CRTS_IFLOW)
|
|
com->state |= CS_RTS_IFLOW; /* XXX - secondary changes? */
|
|
else
|
|
com->state &= ~CS_RTS_IFLOW;
|
|
|
|
/*
|
|
* Set up state to handle output flow control.
|
|
* XXX - worth handling MDMBUF (DCD) flow control at the lowest level?
|
|
* Now has 10+ msec latency, while CTS flow has 50- usec latency.
|
|
*/
|
|
com->state &= ~CS_CTS_OFLOW;
|
|
com->state |= CS_ODEVREADY;
|
|
if (cflag & CCTS_OFLOW) {
|
|
com->state |= CS_CTS_OFLOW;
|
|
if (!(com->last_modem_status & MSR_CTS))
|
|
com->state &= ~CS_ODEVREADY;
|
|
}
|
|
|
|
/*
|
|
* Recover from fiddling with CS_TTGO. We used to call siointr1()
|
|
* unconditionally, but that defeated the careful discarding of
|
|
* stale input in sioopen().
|
|
*/
|
|
if (com->state >= (CS_BUSY | CS_TTGO))
|
|
siointr1(com);
|
|
|
|
enable_intr();
|
|
splx(s);
|
|
return (0);
|
|
}
|
|
|
|
static void
|
|
comstart(tp)
|
|
struct tty *tp;
|
|
{
|
|
struct com_s *com;
|
|
int s;
|
|
int unit;
|
|
|
|
unit = DEV_TO_UNIT(tp->t_dev);
|
|
com = com_addr(unit);
|
|
s = spltty();
|
|
disable_intr();
|
|
if (tp->t_state & TS_TTSTOP)
|
|
com->state &= ~CS_TTGO;
|
|
else
|
|
com->state |= CS_TTGO;
|
|
if (tp->t_state & TS_TBLOCK) {
|
|
if (com->mcr_image & MCR_RTS && com->state & CS_RTS_IFLOW)
|
|
outb(com->modem_ctl_port, com->mcr_image &= ~MCR_RTS);
|
|
} else {
|
|
/*
|
|
* XXX don't raise MCR_RTS if CTS_RTS_IFLOW is off. Set it
|
|
* appropriately in comparam() if RTS-flow is being changed.
|
|
* Check for races.
|
|
*/
|
|
if (!(com->mcr_image & MCR_RTS) && com->iptr < com->ihighwater)
|
|
outb(com->modem_ctl_port, com->mcr_image |= MCR_RTS);
|
|
}
|
|
enable_intr();
|
|
if (tp->t_state & (TS_TIMEOUT | TS_TTSTOP))
|
|
goto out;
|
|
#if 0 /* XXX TK2.0 */
|
|
if (tp->t_state & (TS_SO_OCOMPLETE | TS_SO_OLOWAT) || tp->t_wsel)
|
|
ttwwakeup(tp);
|
|
#else
|
|
if (tp->t_outq.c_cc <= tp->t_lowat) {
|
|
if (tp->t_state & TS_ASLEEP) {
|
|
tp->t_state &= ~TS_ASLEEP;
|
|
wakeup(TSA_OLOWAT(tp));
|
|
}
|
|
selwakeup(&tp->t_wsel);
|
|
}
|
|
#endif
|
|
if (tp->t_state & TS_BUSY) {
|
|
disable_intr();
|
|
siointr1(com);
|
|
enable_intr();
|
|
} else if (tp->t_outq.c_cc != 0) {
|
|
u_int ocount;
|
|
|
|
tp->t_state |= TS_BUSY;
|
|
ocount = q_to_b(&tp->t_outq, com->obuf, sizeof com->obuf);
|
|
disable_intr();
|
|
com->obufend = (com->optr = com->obuf) + ocount;
|
|
com->state |= CS_BUSY;
|
|
siointr1(com); /* fake interrupt to start output */
|
|
enable_intr();
|
|
}
|
|
out:
|
|
splx(s);
|
|
}
|
|
|
|
void
|
|
siostop(tp, rw)
|
|
struct tty *tp;
|
|
int rw;
|
|
{
|
|
struct com_s *com;
|
|
|
|
com = com_addr(DEV_TO_UNIT(tp->t_dev));
|
|
if (rw & FWRITE)
|
|
comflush(com);
|
|
disable_intr();
|
|
if (rw & FREAD) {
|
|
com_events -= (com->iptr - com->ibuf);
|
|
com->iptr = com->ibuf;
|
|
}
|
|
if (tp->t_state & TS_TTSTOP)
|
|
com->state &= ~CS_TTGO;
|
|
else
|
|
com->state |= CS_TTGO;
|
|
enable_intr();
|
|
}
|
|
|
|
struct tty *
|
|
siodevtotty(dev)
|
|
dev_t dev;
|
|
{
|
|
int mynor;
|
|
int unit;
|
|
|
|
mynor = minor(dev);
|
|
if (mynor & CONTROL_MASK)
|
|
return (NULL);
|
|
unit = MINOR_TO_UNIT(mynor);
|
|
if ((u_int) unit >= NSIO)
|
|
return (NULL);
|
|
return (&sio_tty[unit]);
|
|
}
|
|
|
|
static void
|
|
commctl(com, bits, how)
|
|
struct com_s *com;
|
|
int bits;
|
|
int how;
|
|
{
|
|
disable_intr();
|
|
switch (how) {
|
|
case DMSET:
|
|
outb(com->modem_ctl_port,
|
|
com->mcr_image = bits | (com->mcr_image & MCR_IENABLE));
|
|
break;
|
|
case DMBIS:
|
|
outb(com->modem_ctl_port, com->mcr_image |= bits);
|
|
break;
|
|
case DMBIC:
|
|
outb(com->modem_ctl_port, com->mcr_image &= ~bits);
|
|
break;
|
|
}
|
|
enable_intr();
|
|
}
|
|
|
|
static void
|
|
comwakeup(chan)
|
|
void *chan;
|
|
{
|
|
struct com_s *com;
|
|
static int log_countdown = 1;
|
|
int unit;
|
|
|
|
timeout(comwakeup, (caddr_t)NULL, hz > 200 ? hz / 200 : 1);
|
|
|
|
if (com_events != 0) {
|
|
int s;
|
|
|
|
s = splsofttty();
|
|
siopoll();
|
|
splx(s);
|
|
}
|
|
|
|
/*
|
|
* Recover from lost output interrupts.
|
|
* Poll any lines that don't use interrupts.
|
|
*/
|
|
for (unit = 0; unit < NSIO; ++unit) {
|
|
com = com_addr(unit);
|
|
if (com != NULL
|
|
&& (com->state >= (CS_BUSY | CS_TTGO) || com->poll)) {
|
|
disable_intr();
|
|
siointr1(com);
|
|
enable_intr();
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Check for and log errors, but not too often.
|
|
*/
|
|
if (--log_countdown > 0)
|
|
return;
|
|
log_countdown = hz > 200 ? 200 : hz;
|
|
for (unit = 0; unit < NSIO; ++unit) {
|
|
int errnum;
|
|
|
|
com = com_addr(unit);
|
|
if (com == NULL)
|
|
continue;
|
|
for (errnum = 0; errnum < CE_NTYPES; ++errnum) {
|
|
u_int delta;
|
|
u_long total;
|
|
|
|
disable_intr();
|
|
delta = com->delta_error_counts[errnum];
|
|
com->delta_error_counts[errnum] = 0;
|
|
enable_intr();
|
|
if (delta == 0)
|
|
continue;
|
|
total = com->error_counts[errnum] += delta;
|
|
log(LOG_ERR, "sio%d: %u more %s%s (total %lu)\n",
|
|
unit, delta, error_desc[errnum],
|
|
delta == 1 ? "" : "s", total);
|
|
#if 0
|
|
/*
|
|
* XXX if we resurrect this then we should move
|
|
* the dropping of the ftl to somewhere with less
|
|
* latency.
|
|
*/
|
|
if (errnum == CE_OVERRUN && com->hasfifo
|
|
&& com->ftl > FIFO_TRIGGER_1) {
|
|
static u_char ftl_in_bytes[] =
|
|
{ 1, 4, 8, 14, };
|
|
|
|
com->ftl_init = FIFO_TRIGGER_8;
|
|
#define FIFO_TRIGGER_DELTA FIFO_TRIGGER_4
|
|
com->ftl_max =
|
|
com->ftl -= FIFO_TRIGGER_DELTA;
|
|
outb(com->iobase + com_fifo,
|
|
FIFO_ENABLE | com->ftl);
|
|
log(LOG_DEBUG,
|
|
"sio%d: reduced fifo trigger level to %d\n",
|
|
unit,
|
|
ftl_in_bytes[com->ftl
|
|
/ FIFO_TRIGGER_DELTA]);
|
|
}
|
|
#endif
|
|
}
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Following are all routines needed for SIO to act as console
|
|
*/
|
|
#include <i386/i386/cons.h>
|
|
|
|
struct siocnstate {
|
|
u_char dlbl;
|
|
u_char dlbh;
|
|
u_char ier;
|
|
u_char cfcr;
|
|
u_char mcr;
|
|
};
|
|
|
|
static Port_t siocniobase;
|
|
|
|
static void siocnclose __P((struct siocnstate *sp));
|
|
static void siocnopen __P((struct siocnstate *sp));
|
|
static void siocntxwait __P((void));
|
|
|
|
static void
|
|
siocntxwait()
|
|
{
|
|
int timo;
|
|
|
|
/*
|
|
* Wait for any pending transmission to finish. Required to avoid
|
|
* the UART lockup bug when the speed is changed, and for normal
|
|
* transmits.
|
|
*/
|
|
timo = 100000;
|
|
while ((inb(siocniobase + com_lsr) & (LSR_TSRE | LSR_TXRDY))
|
|
!= (LSR_TSRE | LSR_TXRDY) && --timo != 0)
|
|
;
|
|
}
|
|
|
|
static void
|
|
siocnopen(sp)
|
|
struct siocnstate *sp;
|
|
{
|
|
int divisor;
|
|
Port_t iobase;
|
|
|
|
/*
|
|
* Save all the device control registers except the fifo register
|
|
* and set our default ones (cs8 -parenb speed=comdefaultrate).
|
|
* We can't save the fifo register since it is read-only.
|
|
*/
|
|
iobase = siocniobase;
|
|
sp->ier = inb(iobase + com_ier);
|
|
outb(iobase + com_ier, 0); /* spltty() doesn't stop siointr() */
|
|
siocntxwait();
|
|
sp->cfcr = inb(iobase + com_cfcr);
|
|
outb(iobase + com_cfcr, CFCR_DLAB);
|
|
sp->dlbl = inb(iobase + com_dlbl);
|
|
sp->dlbh = inb(iobase + com_dlbh);
|
|
divisor = ttspeedtab(comdefaultrate, comspeedtab);
|
|
outb(iobase + com_dlbl, divisor & 0xFF);
|
|
outb(iobase + com_dlbh, (u_int) divisor >> 8);
|
|
outb(iobase + com_cfcr, CFCR_8BITS);
|
|
sp->mcr = inb(iobase + com_mcr);
|
|
/*
|
|
* We don't want interrupts, but must be careful not to "disable"
|
|
* them by clearing the MCR_IENABLE bit, since that might cause
|
|
* an interrupt by floating the IRQ line.
|
|
*/
|
|
outb(iobase + com_mcr, (sp->mcr & MCR_IENABLE) | MCR_DTR | MCR_RTS);
|
|
}
|
|
|
|
static void
|
|
siocnclose(sp)
|
|
struct siocnstate *sp;
|
|
{
|
|
Port_t iobase;
|
|
|
|
/*
|
|
* Restore the device control registers.
|
|
*/
|
|
siocntxwait();
|
|
iobase = siocniobase;
|
|
outb(iobase + com_cfcr, CFCR_DLAB);
|
|
outb(iobase + com_dlbl, sp->dlbl);
|
|
outb(iobase + com_dlbh, sp->dlbh);
|
|
outb(iobase + com_cfcr, sp->cfcr);
|
|
/*
|
|
* XXX damp oscillations of MCR_DTR and MCR_RTS by not restoring them.
|
|
*/
|
|
outb(iobase + com_mcr, sp->mcr | MCR_DTR | MCR_RTS);
|
|
outb(iobase + com_ier, sp->ier);
|
|
}
|
|
|
|
void
|
|
siocnprobe(cp)
|
|
struct consdev *cp;
|
|
{
|
|
int unit;
|
|
|
|
/* locate the major number */
|
|
/* XXX - should be elsewhere since KGDB uses it */
|
|
for (commajor = 0; commajor < nchrdev; commajor++)
|
|
if (cdevsw[commajor].d_open == sioopen)
|
|
break;
|
|
|
|
/* XXX: ick */
|
|
unit = DEV_TO_UNIT(CONUNIT);
|
|
siocniobase = CONADDR;
|
|
|
|
/* make sure hardware exists? XXX */
|
|
|
|
/* initialize required fields */
|
|
cp->cn_dev = makedev(commajor, unit);
|
|
|
|
if (COMCONSOLE || boothowto & RB_SERIAL)
|
|
cp->cn_pri = CN_REMOTE; /* Force a serial port console */
|
|
else
|
|
cp->cn_pri = CN_NORMAL;
|
|
|
|
}
|
|
|
|
void
|
|
siocninit(cp)
|
|
struct consdev *cp;
|
|
{
|
|
/*
|
|
* XXX can delete more comconsole stuff now that i/o routines are
|
|
* fairly reentrant.
|
|
*/
|
|
comconsole = DEV_TO_UNIT(cp->cn_dev);
|
|
}
|
|
|
|
int
|
|
siocncheckc(dev)
|
|
dev_t dev;
|
|
{
|
|
int c;
|
|
Port_t iobase;
|
|
int s;
|
|
struct siocnstate sp;
|
|
|
|
iobase = siocniobase;
|
|
s = spltty();
|
|
siocnopen(&sp);
|
|
if (inb(iobase + com_lsr) & LSR_RXRDY)
|
|
c = inb(iobase + com_data);
|
|
else
|
|
c = 0;
|
|
siocnclose(&sp);
|
|
splx(s);
|
|
return (c);
|
|
}
|
|
|
|
|
|
int
|
|
siocngetc(dev)
|
|
dev_t dev;
|
|
{
|
|
int c;
|
|
Port_t iobase;
|
|
int s;
|
|
struct siocnstate sp;
|
|
|
|
iobase = siocniobase;
|
|
s = spltty();
|
|
siocnopen(&sp);
|
|
while (!(inb(iobase + com_lsr) & LSR_RXRDY))
|
|
;
|
|
c = inb(iobase + com_data);
|
|
siocnclose(&sp);
|
|
splx(s);
|
|
return (c);
|
|
}
|
|
|
|
void
|
|
siocnputc(dev, c)
|
|
dev_t dev;
|
|
int c;
|
|
{
|
|
int s;
|
|
struct siocnstate sp;
|
|
|
|
s = spltty();
|
|
siocnopen(&sp);
|
|
siocntxwait();
|
|
outb(siocniobase + com_data, c);
|
|
siocnclose(&sp);
|
|
splx(s);
|
|
}
|
|
|
|
#ifdef DSI_SOFT_MODEM
|
|
/*
|
|
* The magic code to download microcode to a "Connection 14.4+Fax"
|
|
* modem from Digicom Systems Inc. Very magic.
|
|
*/
|
|
|
|
#define DSI_ERROR(str) { ptr = str; goto error; }
|
|
static int
|
|
LoadSoftModem(int unit, int base_io, u_long size, u_char *ptr)
|
|
{
|
|
int int_c,int_k;
|
|
int data_0188, data_0187;
|
|
|
|
/*
|
|
* First see if it is a DSI SoftModem
|
|
*/
|
|
if(!((inb(base_io+7) ^ inb(base_io+7) & 0x80)))
|
|
return ENODEV;
|
|
|
|
data_0188 = inb(base_io+4);
|
|
data_0187 = inb(base_io+3);
|
|
outb(base_io+3,0x80);
|
|
outb(base_io+4,0x0C);
|
|
outb(base_io+0,0x31);
|
|
outb(base_io+1,0x8C);
|
|
outb(base_io+7,0x10);
|
|
outb(base_io+7,0x19);
|
|
|
|
if(0x18 != (inb(base_io+7) & 0x1A))
|
|
DSI_ERROR("dsp bus not granted");
|
|
|
|
if(0x01 != (inb(base_io+7) & 0x01)) {
|
|
outb(base_io+7,0x18);
|
|
outb(base_io+7,0x19);
|
|
if(0x01 != (inb(base_io+7) & 0x01))
|
|
DSI_ERROR("program mem not granted");
|
|
}
|
|
|
|
int_c = 0;
|
|
|
|
while(1) {
|
|
if(int_c >= 7 || size <= 0x1800)
|
|
break;
|
|
|
|
for(int_k = 0 ; int_k < 0x800; int_k++) {
|
|
outb(base_io+0,*ptr++);
|
|
outb(base_io+1,*ptr++);
|
|
outb(base_io+2,*ptr++);
|
|
}
|
|
|
|
size -= 0x1800;
|
|
int_c++;
|
|
}
|
|
|
|
if(size > 0x1800) {
|
|
outb(base_io+7,0x18);
|
|
outb(base_io+7,0x19);
|
|
if(0x00 != (inb(base_io+7) & 0x01))
|
|
DSI_ERROR("program data not granted");
|
|
|
|
for(int_k = 0 ; int_k < 0x800; int_k++) {
|
|
outb(base_io+1,*ptr++);
|
|
outb(base_io+2,0);
|
|
outb(base_io+1,*ptr++);
|
|
outb(base_io+2,*ptr++);
|
|
}
|
|
|
|
size -= 0x1800;
|
|
|
|
while(size > 0x1800) {
|
|
for(int_k = 0 ; int_k < 0xC00; int_k++) {
|
|
outb(base_io+1,*ptr++);
|
|
outb(base_io+2,*ptr++);
|
|
}
|
|
size -= 0x1800;
|
|
}
|
|
|
|
if(size < 0x1800) {
|
|
for(int_k=0;int_k<size/2;int_k++) {
|
|
outb(base_io+1,*ptr++);
|
|
outb(base_io+2,*ptr++);
|
|
}
|
|
}
|
|
|
|
} else if (size > 0) {
|
|
if(int_c == 7) {
|
|
outb(base_io+7,0x18);
|
|
outb(base_io+7,0x19);
|
|
if(0x00 != (inb(base_io+7) & 0x01))
|
|
DSI_ERROR("program data not granted");
|
|
for(int_k = 0 ; int_k < size/3; int_k++) {
|
|
outb(base_io+1,*ptr++);
|
|
outb(base_io+2,0);
|
|
outb(base_io+1,*ptr++);
|
|
outb(base_io+2,*ptr++);
|
|
}
|
|
} else {
|
|
for(int_k = 0 ; int_k < size/3; int_k++) {
|
|
outb(base_io+0,*ptr++);
|
|
outb(base_io+1,*ptr++);
|
|
outb(base_io+2,*ptr++);
|
|
}
|
|
}
|
|
}
|
|
outb(base_io+7,0x11);
|
|
outb(base_io+7,3);
|
|
|
|
outb(base_io+4,data_0188 & 0xfb);
|
|
|
|
outb(base_io+3,data_0187);
|
|
|
|
return 0;
|
|
error:
|
|
printf("sio%d: DSI SoftModem microcode load failed: <%s>\n",ptr);
|
|
outb(base_io+7,0x00); \
|
|
outb(base_io+3,data_0187); \
|
|
outb(base_io+4,data_0188); \
|
|
return EIO;
|
|
}
|
|
#endif /* DSI_SOFT_MODEM */
|
|
|
|
#endif /* NSIO > 0 */
|