Oleksandr Tymoshenko ae0ad28d41 Do not enable data cache until later in kernel init. Stale bits in
cache might cause erroneus behavior on early stage.

Submitted by:	Ian Lepore
Tested on:	Atmel, Marvell, and Eyxnos
2012-11-27 06:39:32 +00:00
..
2012-11-26 12:24:39 +00:00
2012-10-10 08:36:38 +00:00
2012-11-01 04:07:08 +00:00
2012-11-27 05:52:08 +00:00
2012-11-27 06:07:58 +00:00
2012-11-20 21:01:59 +00:00
2012-11-09 18:23:38 +00:00
2012-10-10 08:36:38 +00:00
2012-11-10 13:48:41 +00:00
2012-11-21 08:04:21 +00:00
2012-10-10 08:36:38 +00:00