Konstantin Belousov
e164cafc69
Add hw.dmar.batch_coalesce tunable/sysctl, which specifies rate at
...
which queued invalidation completion interrupt is requested with
regard to the queued invalidation requests. In other words, setting
the value of the knob to N requests completion interrupt after N items
are processed. Existing behaviour is restored by setting
hw.dmar.batch_coalesce=1.
The knob significantly decreases the DMAR qi interrupt rate at the
cost of slightly longer DMAR map entries recycling.
Sponsored by: The FreeBSD Foundation
2016-04-17 10:56:56 +00:00
..
2016-04-15 17:45:12 +00:00
2016-04-15 16:05:41 +00:00
2016-04-15 14:30:40 +00:00
2016-04-15 15:36:09 +00:00
2015-12-20 23:22:04 +00:00
2016-04-17 05:24:36 +00:00
2016-04-16 07:41:56 +00:00
2016-04-15 16:21:13 +00:00
2016-04-16 20:54:55 +00:00
2016-04-15 03:43:16 +00:00
2015-12-30 22:43:07 +00:00
2016-04-15 17:27:20 +00:00
2016-04-17 05:24:36 +00:00
2016-04-15 17:28:24 +00:00
2016-04-15 16:18:07 +00:00
2016-04-16 20:01:08 +00:00
2016-04-15 02:20:18 +00:00
2016-04-14 17:20:35 +00:00
2016-04-15 17:45:12 +00:00
2016-04-10 23:07:00 +00:00
2016-04-15 16:10:11 +00:00
2016-04-16 19:44:41 +00:00
2016-04-16 02:32:12 +00:00
2016-04-15 17:30:33 +00:00
2016-04-10 04:16:34 +00:00
2016-04-15 17:30:33 +00:00
2016-04-16 21:34:49 +00:00
2016-04-16 21:34:49 +00:00
2016-04-15 17:30:33 +00:00
2016-04-15 12:24:01 +00:00
2016-04-10 23:07:00 +00:00
2016-03-27 23:16:37 +00:00
2016-04-15 12:16:15 +00:00
2015-12-30 22:43:07 +00:00
2016-04-10 23:07:00 +00:00
2016-04-15 14:25:13 +00:00
2016-04-14 17:25:50 +00:00
2016-04-14 17:06:37 +00:00
2016-04-08 03:26:21 +00:00
2016-04-15 12:17:34 +00:00
2016-04-15 17:45:12 +00:00
2016-02-02 07:02:51 +00:00
2016-04-10 21:48:11 +00:00
2016-04-09 13:58:04 +00:00
2016-04-17 10:56:56 +00:00
2016-04-14 17:06:37 +00:00
2016-01-15 14:34:31 +00:00
2016-02-29 16:39:27 +00:00