Nathan Whitehorn
ff6f4d01f1
Partially revert r208162 while waiting for review on a more comprehensive ...
fix. On Apple OpenPICs, the low/high bit of the interrupt sense is only
respected for interrupt 0. We currently erroneously program all OpenPIC
interrupts level high instead of level low by default, which only matters
for some G5 systems where the SATA controllers use IRQ 0.
This change is a quick fix that will be reverted once the effect of
changing the default interrupt sense on embedded systems is known.
MFC after: 3 days
2010-06-05 16:25:25 +00:00
2010-06-05 15:59:59 +00:00
2010-06-01 05:32:59 +00:00
2010-06-03 17:42:32 +00:00
2010-06-05 09:31:13 +00:00
2010-06-03 11:08:46 +00:00
2010-05-24 07:04:00 +00:00
2010-05-28 10:35:44 +00:00
2010-06-02 17:24:41 +00:00
2010-06-05 16:00:53 +00:00
2010-05-24 16:41:05 +00:00
2010-06-05 16:25:25 +00:00
2010-06-01 18:57:21 +00:00
2010-06-05 08:00:52 +00:00
2010-05-05 16:44:25 +00:00
2010-06-05 15:59:59 +00:00
2010-05-30 20:31:12 +00:00
2010-05-26 16:37:54 +00:00
2010-06-04 14:38:24 +00:00
2010-06-02 17:27:23 +00:00
2010-06-04 06:35:36 +00:00
2010-06-03 09:29:54 +00:00
2010-06-02 15:29:21 +00:00
2010-06-01 14:20:58 +00:00
2010-06-05 10:16:23 +00:00
2010-06-02 15:44:43 +00:00
2010-05-19 00:35:47 +00:00
2010-05-24 16:27:47 +00:00
2010-04-07 16:50:38 +00:00
2010-04-07 16:50:38 +00:00
2010-02-16 20:00:21 +00:00
2010-05-27 22:59:37 +00:00
2010-03-26 01:19:29 +00:00
2010-06-05 16:00:53 +00:00
2010-06-05 15:59:59 +00:00
2010-05-03 07:32:50 +00:00
2010-06-05 16:21:55 +00:00
2010-03-23 23:03:30 +00:00
2010-05-04 15:29:07 +00:00
2010-05-26 18:00:44 +00:00
2010-06-01 05:18:48 +00:00
2010-06-03 13:01:55 +00:00
2010-04-03 17:22:28 +00:00
2010-06-02 17:22:38 +00:00
2010-06-03 10:24:53 +00:00
2010-06-04 06:35:36 +00:00
2010-05-24 15:45:05 +00:00
2010-02-21 01:12:18 +00:00
ff6f4d01f1