Adjust DMA alignment for USB stack.
It should be at least as large as the maximum value of caheline size for currently known CPUs. MFC after: 2 weeks
This commit is contained in:
parent
f02b1cca48
commit
2513d3914c
@ -218,6 +218,7 @@ device uart_snps
|
||||
device pl011
|
||||
|
||||
# USB support
|
||||
options USB_HOST_ALIGN=64 # Align usb buffers to cache line size.
|
||||
device aw_usbphy # Allwinner USB PHY
|
||||
device rk_usb2phy # Rockchip USB2PHY
|
||||
device rk_typec_phy # Rockchip TypeC PHY
|
||||
|
Loading…
Reference in New Issue
Block a user