Add two new CPUID bits for AMD CPUs, i. e., SVM and extended APIC register.

This commit is contained in:
jkim 2006-07-12 06:04:12 +00:00
parent e5ba465043
commit 3117fa3da4
4 changed files with 8 additions and 4 deletions

View File

@ -306,8 +306,8 @@ printcpuinfo(void)
"\020"
"\001LAHF" /* LAHF/SAHF in long mode */
"\002CMP" /* CMP legacy */
"\003<b2>"
"\004<b3>"
"\003SVM" /* Secure Virtual Mode */
"\004ExtAPIC" /* Extended APIC register */
"\005CR8" /* CR8 in legacy mode */
"\006<b5>"
"\007<b6>"

View File

@ -135,6 +135,8 @@
#define AMDID2_LAHF 0x00000001
#define AMDID2_CMP 0x00000002
#define AMDID2_SVM 0x00000004
#define AMDID2_EXT_APIC 0x00000008
#define AMDID2_CR8 0x00000010
/*

View File

@ -813,8 +813,8 @@ printcpuinfo(void)
"\020"
"\001LAHF" /* LAHF/SAHF in long mode */
"\002CMP" /* CMP legacy */
"\003<b2>"
"\004<b3>"
"\003SVM" /* Secure Virtual Mode */
"\004ExtAPIC" /* Extended APIC register */
"\005CR8" /* CR8 in legacy mode */
"\006<b5>"
"\007<b6>"

View File

@ -122,6 +122,8 @@
#define AMDID2_LAHF 0x00000001
#define AMDID2_CMP 0x00000002
#define AMDID2_SVM 0x00000004
#define AMDID2_EXT_APIC 0x00000008
#define AMDID2_CR8 0x00000010
/*