d/freebsd-skq
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix some further english grammar and typo's.

Browse Source
This commit is contained in:
asmodai 2000-11-08 12:00:05 +00:00
parent 7c7cfd2165
commit 4635a4076c
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
sys/amd64/amd64/initcpu.c
View File

@ -553,13 +553,13 @@ initializecpu(void)
#if defined(PC98) && !defined(CPU_UPGRADE_HW_CACHE)
/*
* OS should flush L1 cahce by itself because no PC-98 supports
* OS should flush L1 cache by itself because no PC-98 supports
* non-Intel CPUs. Use wbinvd instruction before DMA transfer
* when need_pre_dma_flush = 1, use invd instruction after DMA
* transfer when need_post_dma_flush = 1. If your CPU upgrade
* product support hardware cache control, you can add
* product supports hardware cache control, you can add the
* CPU_UPGRADE_HW_CACHE option in your kernel configuration file.
* This option elminate unneeded cache flush instruction.
* This option eliminates unneeded cache flush instruction(s).
*/
if (strcmp(cpu_vendor, "CyrixInstead") == 0) {
switch (cpu) {

6
sys/i386/i386/initcpu.c
View File

@ -553,13 +553,13 @@ initializecpu(void)
#if defined(PC98) && !defined(CPU_UPGRADE_HW_CACHE)
/*
* OS should flush L1 cahce by itself because no PC-98 supports
* OS should flush L1 cache by itself because no PC-98 supports
* non-Intel CPUs. Use wbinvd instruction before DMA transfer
* when need_pre_dma_flush = 1, use invd instruction after DMA
* transfer when need_post_dma_flush = 1. If your CPU upgrade
* product support hardware cache control, you can add
* product supports hardware cache control, you can add the
* CPU_UPGRADE_HW_CACHE option in your kernel configuration file.
* This option elminate unneeded cache flush instruction.
* This option eliminates unneeded cache flush instruction(s).
*/
if (strcmp(cpu_vendor, "CyrixInstead") == 0) {
switch (cpu) {